• Title/Summary/Keyword: 리플렉티브 메모리

Search Result 3, Processing Time 0.021 seconds

Architecture and Performance Evaluation of Reflective Memory based network, ERCNet (리플렉티브 메모리 방식의 통신망으로 개발된 ERCNet의 구조와 실험을 통한 성능 검증)

  • Choi, Jae-Young;Baek, Il-Joo;Kim, Hyung-Seok;Kwon, Wook-Hyun;Lee, Sung-Woo;Kim, Seok-Gon;Song, Sung-Il
    • Proceedings of the KIEE Conference
    • /
    • 2002.07d
    • /
    • pp.2774-2776
    • /
    • 2002
  • 본 논문에서는 리플렉티브 메모리 방식의 산업용 통신망으로 개발된 ERCNet(Ethernet based Real-time Control Network)에 대해서 설명한다. ERCNet은 기존의 리플렉티브 메모리 방식의 네트워크에 비교하여 속도가 빠르고 데이터 처리량이 많다. ERCNet은 갈수록 데이터 양이 증가하고 있는 산업 환경에 적합하도록 만들어졌다. 본 논문에서는 ERCNet의 전체적인 구조와 성능향상을 위해 고안된 기기들에 대해서 설명하고, ERCNet의 성능 척도에 대해 수학적 분석을 행한다. 마지막으로 ERCNet 의 성능에 대한 수학적 분석 결과 수식에 대해 실험을 통해 정확성을 검증한다.

  • PDF

Performance Analysis and Experiment of Ethernet Based Real-time Control Network Architecture (이더넷기반의 실시간 제어 통신망 구조의 성능 해석 및 실험)

  • Lee, Sung-Woo
    • Journal of Energy Engineering
    • /
    • v.14 no.2 s.42
    • /
    • pp.112-116
    • /
    • 2005
  • This paper describes the implementation of DCS communication network that provides high bandwidth and reliability. The network for DCS in this paper adopts the Reflective Memory (RM) architecture and Fast Ethernet physical media that have 100 Mbps bandwidth. Also, This network uses Ring Enhancement Device (RED) which is invented to reduce the time delay of each node. The DCS network that is introduced in this paper is named as ERCNet (Ethernet based Real-time Control Network). This paper describes the architecture and working algorithms of ERCNet and performs numerical analysis. In addition, the performance of ERCNet is evaluated by experiment using the developed ERCNet network.

Effective Network Design Using Reflective Memory System (리플렉티브 메모리 시스템을 이용한 효과적인 네트워크 설계)

  • Lee Sung-Woo
    • The Transactions of the Korean Institute of Electrical Engineers D
    • /
    • v.54 no.6
    • /
    • pp.403-408
    • /
    • 2005
  • As the increasing integrity of VLSI, the BIST(Built-In Self Test) is used as an effective method to test chips. Generally the pseudo-random test pattern generation is used for BIST. But it requires too many test patterns when there exist random This paper proposes and presents a new efficient network architecture for Reflective Memory System (RMS). A time to copy shared-data among nodes effects critically on the entire performance of the RMS. In this paper, the recent researches about the RMS are investigated and compared. The device named Topology Conversion Switch(TCS) is introduced to realize the proposed network architecture. One of the RMS based industrial control networks, Ethernet based Real-time Control Network (ERCnet), is adopted to evaluate the performance of the proposed network architecture for RMS.