• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.22 no.1
• /
• pp.100-108
• /
• 2018

This paper describes a design of scalable RSA public-key cryptography processor supporting four key lengths of 512/1,024/2,048/3,072 bits. The modular multiplier that is a core arithmetic block for RSA crypto-system was designed with 32-bit datapath, which is based on the CIOS (Coarsely Integrated Operand Scanning) Montgomery modular multiplication algorithm. The modular exponentiation was implemented by using L-R binary exponentiation algorithm. The scalable RSA crypto-processor was verified by FPGA implementation using Virtex-5 device, and it takes 456,051/3,496347/26,011,947/88,112,770 clock cycles for RSA computation for the key lengths of 512/1,024/2,048/3,072 bits. The RSA crypto-processor synthesized with a $0.18{\mu}m$ CMOS cell library occupies 10,672 gate equivalent (GE) and a memory bank of $6{\times}3,072$ bits. The estimated maximum clock frequency is 147 MHz, and the RSA decryption takes 3.1/23.8/177/599.4 msec for key lengths of 512/1,024/2,048/3,072 bits.

• Proceedings of the Korean Vacuum Society Conference
• /
• 1999.07a
• /
• pp.144-144
• /
• 1999

최근 국내 반도체 기술의 비약적인 발전으로 전자 기기 전반에 소형화, 고주파화, 고기능화 등이 진행되는데 반해, 반도체 소자등에 전원을 공급하거나 회로 전체를 운용하는 전기 신호를 변조.증폭시키는데 반해, 반도체 소자등에 전원을 공급하거나 회로 전체를 운용하는 전기신호를 변조.증폭시키는 인덕터, 트랜스 포머와 같은 수동 자기 소자는 아직도 3차원 벌크 형태로 사용되고 있다. 일본을 중심으로 각국에서는 자기 소자의 박막.소형화에 대한 다각도의 연구가 진행되었으나 국내서는 아직 미미한 실정이다. 따라서 고집적 전원 공급 장치나 지능 센서 등에 반도체와 자기 소자의 사용 주파수 대역과 크기가 통합된 반도체-자성체 IC(semiconductor-magnetic integrated circuit)의 필요성이 절실히 요구되고 있다. 현재 사용중인 벌크형 인덕터나, 트랜스 포머의 경우 10NHz이상의 고주파 대역에는 응용되지 못하고 있다. 이는 적용된 자성체가 페라이트(ferrite)로서 초투자율은 크지만 고주파대역에서의 공진 현상에 의해 저투자율을 나타내고, 포화 자속밀도가 낮기 때문이다. 이러한 페라이트 자성체의 대체품으로 주목받고 있는 것이 Fe, Co계 고비저항 자성마이다. 그러나 Co는 낮은 포화자속밀도를 나타내기 때문에 이러한 조건을 충족시키는 자성막으로 Fe계 미세 결정막을 사용하였다. 본 연구에서는 선택적 전기 도금법(selective electroplating method)과 LIGA like process를 이용하여 공시형 인덕터(air core inductor)의 라이브러리(library)를 구축한 뒤, 고주파 대역에서의 우수한 연자기 특성을 가지는 Ti/FeTaN막을 적용한 자기 박막 인덕터(magnetic thin film inductor)를 제작하여 비교.분석하였다. 제조된 인덕터의 특성 추정은 impedence analyzer를 이용하여 주파수에 따른 저항(resistance), 인덕턴스(inductance)를 측정, 계산한 성능지수(quality factor)로서 인덕터의 성능을 평가하였다. 제조된 박막 인덕터의 코일 형상은 5턴의 double rectangular spiral 구조였으며, 적용된 자성막의 유효 투자율9effective permeability)은 1500, 자성막, 절연막 그리고 코일의 두께는 각각 2$\mu\textrm{m}$, 1$\mu\textrm{m}$, 20$\mu\textrm{m}$이며 코일의 폭은 100$\mu\textrm{m}$, 코일간의 간격은 100$\mu\textrm{m}$였다. 제조된 박막 인덕터는 5MHz에서 1.0$\mu$H의 인덕턴스를 나타내었으며 dc current dervability는 100mA까지 유지되었다.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.20 no.7
• /
• pp.1296-1302
• /
• 2016

A hardware implementation of ultra-lightweight block cipher algorithm PRESENT that was specified as a block cipher standard for lightweight cryptography ISO/IEC 29192-2 is described in this paper. Two types of crypto-core that support master key size of 80-bit are designed, one is for encryption-only function, and the other is for encryption and decryption functions. The designed PR80 crypto-cores implement the basic cipher mode of operation ECB (electronic code book), and it can process consecutive blocks of plaintext/ciphertext without reloading master key. The PR80 crypto-cores were designed in soft IP with Verilog HDL, and they were verified using Virtex5 FPGA device. The synthesis results using $0.18{\mu}m$ CMOS cell library show that the encryption-only core has 2,990 GE and the encryption/decryption core has 3,687 GE, so they are very suitable for IoT security applications requiring small gate count. The estimated maximum clock frequency is 500 MHz for the encryption-only core and 444 MHz for the encryption/decryption core.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.40 no.5
• /
• pp.197-203
• /
• 2003

In this paper, we have presented millimeter-wave high conversion gain quadruple subharmonic mixers adopting the cascode harmonic generator The subharmonic mixers were successfully integrated by using 0.1 ${\mu}{\textrm}{m}$ GaAs pseudomorphic HEMTs(PHEMTs) and coplanar waveguide(CPW) structures. Measured output of 1st, 2nd and 4th harmonics of the fabricated cascode 4th harmonic generator are -21.42 dBm, -32.65 dBm and -13.45 dBm, respectively, for an input power of 10 dBm at 14.5 GHz. We showed that the highest conversion gain of 3.4 dB has obtained thus far at a LO power of 13 dBm from the fabricated subharmonic mixers. The millimeter-wave subharmonic mixer also ensure a high degree of isolation showing -53.6 dB in the LO-to-IF and -46.2 dB in the LO-to-RF, respectively, at a frequency of 14.5 GHz. The high conversion gain achieved in this work is the first report among the millimeter-wave subharmonic mixers.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.34 no.12B
• /
• pp.1380-1386
• /
• 2009

In this paper, we propose a CQS(Calendar Queue Scheduler) architecture which was designed for processing multimedia and timing traffic in home network. With various characteristics of the increased traffic flowed in home such as VoIP, VOD, IPTV, and Best-efforts traffic, the needs of managing QoS(Quality of Service) are being discussed. Making a group regarding application or service is effective to guarantee successful QoS under the restricted circumstances. The proposed design is aimed for home gateway corresponding to the end points of receiver on end-to-end QoS and eligible for supporting multimedia traffic within restricted network sources and optimizing queue sizes. Then, we simulated the area for each module and each memory. The area for each module is referenced by NAND($2{\times}1$) Gate(11.09) when synthesizing with Magnachip 0.18 CMOS libraries through the Synopsys Design Compiler. We verified the portion of memory is 85.38% of the entire CQS. And each memory size is extracted through CACTI 5.3(a unit in mm2). According to the increase of the memory’sentry, the increment of memory area gradually increases, and defining the day size for 1 year definitely affects the total CQS area. In this paper, we discussed design methodology and operation for each module when designing CQS by hardware.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2015.10a
• /
• pp.401-404
• /
• 2015

This paper proposes a high-performance in-loop filter in HEVC(High Efficiency Video Coding) encoder for Ultra HD video processing in real time. HEVC uses in-loop filter consisting of deblocking filter and SAO(Sample Adaptive Offset) to solve the problems of quantization error which causes image degradation. In the proposed in-loop filter encoder hardware architecture, the deblocking filter and SAO has a 2-level hybrid pipeline structure based on the $32{\times}32CTU$ to reduce the execution time. The deblocking filter is performed by 6-stage pipeline structure, and it supports minimization of memory access and simplification of reference memory structure using proposed efficient filtering order. Also The SAO is implemented by 2-statge pipeline for pixel classification and applying SAO parameters and it uses two three-layered parallel buffers to simplify pixel processing and reduce operation cycle. The proposed in-loop filter encoder architecture is designed by Verilog HDL, and implemented by 205K logic gates in TSMC 0.13um process. At 110MHz, the proposed in-loop filter encoder can support 4K Ultra HD video encoding at 30fps in realtime.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.10 no.4
• /
• pp.81-93
• /
• 2000

In a methodological approach to improve the processing performance of modulo exponentiation which is the primary arithmetic in RSA crypto algorithm, we present a new RSA hardware architecture based on high-radix modulo multiplication and CRT(Chinese Remainder Theorem). By implementing the modulo multiplier using radix-16 arithmetic, we reduced the number of PE(Processing Element)s by quarter comparing to the binary arithmetic scheme. This leads to having the number of clock cycles and the delay of pipelining flip-flops be reduced by quarter respectively. Because the receiver knows p and q, factors of N, it is possible to apply the CRT to the decryption process. To use CRT, we made two s/2-bit multipliers operating in parallel at decryption, which accomplished 4 times faster performance than when not using the CRT. In encryption phase, the two s/2-bit multipliers can be connected to make a s-bit linear multiplier for the s-bit arithmetic operation. We limited the encryption exponent size up to 17-bit to maintain high speed, We implemented a linear array modulo multiplier by projecting horizontally the DG of Montgomery algorithm. The H/W proposed here performs encryption with 15Mbps bit-rate and decryption with 1.22Mbps, when estimated with reference to Samsung 0.5um CMOS Standard Cell Library, which is the fastest among the publications at present.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.11 no.5
• /
• pp.17-30
• /
• 2001

In this paper, we implemented a scalar multiplier needed at an elliptic curve cryptosystem over standard basis in $GF(2^{163})$. The scalar multiplier consists of a radix-16 finite field serial multiplier and a finite field inverter with some control logics. The main contribution is to develop a new fast finite field inverter, which made it possible to avoid time consuming iterations of finite field multiplication. We used an algorithmic transformation technique to obtain a data-independent computational structure of the Extended Euclid GCD algorithm. The finite field multiplier and inverter shown in this paper have regular structure so that they can be easily extended to larger word size. Moreover they can achieve 100% throughput using the pipelining. Our new scalar multiplier is synthesized using Hyundai Electronics 0.6$\mu\textrm{m}$ CMOS library, and maximum operating frequency is estimated about 140MHz. The resulting data processing performance is 64Kbps, that is it takes 2.53ms to process a 163-bit data frame. We assure that this performance is enough to be used for digital signature, encryption & decryption and key exchange in real time embedded-processor environments.

• Journal of the Korea Institute of Information Security & Cryptology
• /
• v.16 no.4
• /
• pp.33-41
• /
• 2006

RSA cryptosystem is of great use in systems such as IC card, mobile system, WPKI, electronic cash, SET, SSL and so on. RSA is performed through modular exponentiation. It is well known that the Montgomery multiplier is efficient in general. The critical path delay of the Montgomery multiplier depends on an addition of three operands, the problem that is taken over carry-propagation makes big influence at an efficiency of Montgomery Multiplier. Recently, the use of the Carry Save Adder(CSA) which has no carry propagation has worked McIvor et al. proposed a couple of Montgomery multiplication for an ideal exponentiation, the one and the other are made of 3 steps and 2 steps of CSA respectively. The latter one is more efficient than the first one in terms of the time complexity. In this paper, for faster operation than the latter one we use binary signed-digit(SD) number system which has no carry-propagation. We propose a new redundant binary adder(RBA) that performs the addition between two binary SD numbers and apply to Montgomery multiplier. Instead of the binary SD addition rule using in existing RBAs, we propose a new addition rule. And, we construct and simulate to the proposed adder using gates provided from SAMSUNG STD130 $0.18{\mu}m$ 1.8V CMOS Standard Cell Library. The result is faster by a minimum 12.46% in terms of the time complexity than McIvor's 2 method and existing RBAs.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.42 no.11
• /
• pp.33-40
• /
• 2005

This paper describes a design of FFT/IFFT Core(FFT256/2k), which is an essential block in terrestrial DMB modem. It has four operation modes including 256/512/1024/2048-point FFT/IFFT in order to support the Eureka-147 transmission modes. The hybrid architecture, which is composed of R2SDF and R2SDC structure, reduces memory by $62\%$ compared to R2SDC structure, and the SQNR performance is improved by TS_CBFP(Two Step Convergent Block Floating Point). Timing simulation results show that it can operate up to 50MHz(a)2.5-V, resulting that a 2048-point FFT/IFFT can be computed in 41-us. The FFT256/2k core designed in Verilog-HDL has about 68,400 gates and 58,130 RAM. The average power consumption estimated using switching activity is about 113-mW, and the total average SQNR of over 50-dB is achieved. The functionality of the core was fully verified by FPGA implementation.