• Title/Summary/Keyword: 공핍

Search Result 90, Processing Time 0.028 seconds

Enhancement of Data Retention Time in DRAM through Optimization of Sidewall Oxidation Precleaning (측면산화 프리크리닝의 최소화를 통한 DRAM의 데이터 유지시간 개선)

  • Chai, Yong-Yoong;Yoon, Kwang-Yeol
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.7 no.4
    • /
    • pp.833-837
    • /
    • 2012
  • This paper proposes a DRAM data retention time enhancement method that minimizes silicon loss and undercut at STI sidewall by reducing the SC1 (Standard Cleaning) time. SC1 time optimization debilitates the parasitic electric field in STI's top corner, which reduces an inverse narrow width effect to result in reduction of channel doping density without increasing the subthreshold leakage of cell Tr. Moreover, it minimizes the electric field in depletion area from cell junction to P-well, increasing yield or data retention time.

The fabrication of 6H- SiC UV photodiode and the analysis of the photoresponse (6H-SiC UV 광다이오드의 제작 및 수광특성 해석)

  • 박국상;이기암
    • Journal of the Korean Crystal Growth and Crystal Technology
    • /
    • v.7 no.1
    • /
    • pp.126-136
    • /
    • 1997
  • 6H-SiC UV photodiodes with $p^+$/n/n mesa structure were fabricated. The photocurrents of the photodiodes were measured in the wavelength range of 200~600 nm. The photocurrents were sensitive to ultraviolet radiation of 200~500 nm, and come to the maximum value at 260 nm. The quantum efficiency was calculated by using the diffusion model of minority carriers, and compared with the distribution of the photocurrent measured as a function of wavelength each other. The photocurrents of the 6H-SiC photodiode were explained by the diffusion model of the minority carriers which contained the optical absorption of the depletion region as well as the other layers.

  • PDF

1.2KV AlGaN/GaN Schottky Barrier Diode Employing As+ Ion Implantation on $SiO_2$ Passivation layer (항복전압 향상을 위해 As+ 이온을 주입한 AlGaN/GaN 쇼트키 장벽 다이오드)

  • Kim, Min-Ki;Lim, Ji-Yong;Choi, Young-Hwan;Kim, Young-Shil;Seok, O-Gyun;Han, Min-Koo
    • Proceedings of the KIEE Conference
    • /
    • 2009.07a
    • /
    • pp.1229_1230
    • /
    • 2009
  • $SiO_2$ 패시베이션 층에 As+ 이온을 주입한 1.2 kV급 AlGaN/GaN 쇼트키 장벽 다이오드( Schottky Barrier Diode, SBD )를 제작하였다. 주입된 As+ 이온들은 역방향 바이어스에서 공핍 영역의 곡률을 변화 시켰고, 이로 인해 항복 전압이 증가하고 누설 전류가 감소하였다. 제안된 소자의 항복전압이 1204 V 이었고, 기존 소자의 항복전압은 604 V 이었다. 캐소드 전압이 100 V일 때 제안된 소자의 누설전류는 21.2 nA/mm 이었고, 같은 조건에서 제안된 소자는 $80.3{\mu}A/mm$ 이었다. 주입된 As+ 양이온은 이차원 전자 가스( Two-Dimensional Electron Gas, 2DEG )에 전자를 유도했고, 채널의 농도가 미세하게 증가하였다. 따라서 순방향 전류가 증가하였다.

  • PDF

Design of Normally-Off AlGaN Heterojunction Field Effect Transistor Based on Polarization Engineering (분극 엔지니어링을 통한 상시불통형 질화알루미늄갈륨 이종접합 전계효과 트랜지스터 설계)

  • Cha, Ho-Young;Sung, Hyuk-Kee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.16 no.12
    • /
    • pp.2741-2746
    • /
    • 2012
  • In this study, we propose a novel structure based on AlGaN substrate or buffer layer to implement a normally-off mode transistor that was difficult to be realized by conventional AlGaN/GaN heterojunction structures. The channel under the gate can be selectively depleted by growing an upper AlGaN barrier with a higher Al mole fraction and a top GaN charge elimination layer on AlGaN substrate or buffer layer. The proposed AlGaN heterojunction field effect transistor can achieve a threshold voltage of > 2 V, which is generally required in power device specification.

An Analytical Model for Deriving The Threshold Voltage of a Short-channel Bulk-type MOSFET (Short-Channel Bulk-Type MOSFET의 문턱전압 도출을 위한 해석적 모델)

  • Yang, Jin-Seok;Oh, Young-Hae;Suh, Chung-Ha
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.12
    • /
    • pp.17-23
    • /
    • 2010
  • In this paper, a new analytical model for deriving the threshold voltage of a short-channel bulk-type MOSFET is suggested. Using the Fourier coefficient method, the Laplace equation in the oxide region and the Poisson equation in the depleted silicon region have been solved two-dimensionally. Making use of them, the minimum surface potential is derived to describe the threshold voltage. Simulation results show good agreement with the dependencies of the threshold voltage on the various device parameters and applied bias voltages.

Electrical characteristics of Si diode with proton irradiation conditions (양성자 주입 조건에 따른 Si 다이오드의 전기적 특성)

  • Lee, Kang-Hee;Kim, Byoung-Gil;Lee, Yong-Hyun;Baek, Jong-Mu;Lee, Jae-Sung;Bae, Young-Ho
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.11a
    • /
    • pp.41-44
    • /
    • 2004
  • 양성자 주입 기술을 pn 다이오드의 동작 속도를 향상시키기 위한 방법 이용하였다. 양성자 주입은 에너지를 2.32 MeV, 2.55 MeV, 2.97 MeV로 변화시키며 수행하여, projection 범위를 각각 접합, 공핍, 중성영역에 위치하도록 하였다. 또한 각각의 에너지 조건에서 도즈를 $1{\times}10^{11}\;cm^{-2}\;1{\times}10^{12}\;cm^{-2},\;1{\times}10^{13}\;cm^{-2}$의 세가지 조건으로 변화시켰다. 양성자 주입 조건 변화에 따른 소자 동작특성의 변화를 관찰하기 위하여 소자의 전류-전압 특성, 용량-전압 특성, 역방향 회복시간 측정을 수행하였다. 분석결과 양성자를 주입하지 않은 소자에 비해 특성의 큰 열화없이 역방향 회복시간을 약 1/5 수준으로 단축시킬 수 있는 것으로 나타났다.

  • PDF

An Analytical Model for Deriving The Threshold Voltage Expression of A Short-gate Length SOI MESFET (Short-gate SOI MESFET의 문턱 전압 표현 식 도출을 위한 해석적 모델)

  • Kal, Jin-Ha;Suh, Chung-Ha
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.7
    • /
    • pp.9-16
    • /
    • 2008
  • In this paper, a simple analytical model for deriving the threshold voltage of a short-gate SOI MESFET is suggested. Using the iteration method, the Poisson equation in the fully depleted silicon channel and the Laplace equation in the buried oxide region are solved two-dimensionally, Obtained potential distributions in each region are expressed in terms of fifth-order of $\chi$, where $\chi$ denotes the coordinate perpendicular to the silicon channel direction. From them, the bottom channel potential is used to describe the threshold voltage in a closed-form. Simulation results show the dependencies of the threshold voltage on the various device geometry parameters and applied bias voltages.

Distribution Characteristics of Data Retention Time Considering the Probability Distribution of Cell Parameters in DRAM

  • Lee, Gyeong-Ho;Lee, Gi-Yeong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.39 no.4
    • /
    • pp.1-9
    • /
    • 2002
  • The distribution characteristics of data retention time for DRAM was studied in connection with the probability distribution of the cell parameters. Using the cell parameters and the transient characteristics of cell node voltage, data retention time was investigated. The activation energy for dielectric layer growth on cell capacitance, the recombination trap energy for leakage current in the junction depletion region, and the sensitivity characteristics of sense amplifier were used as the random variables to perform the Monte Carlo simulation, and the probability distributions of cell parameters and distribution characteristics of cumulative failure bit on data retention time in DRAM cells were calculated. we found that the sensitivity characteristics of sense amplifier strongly affected on the tail bit distribution of data retention time.

A Study on the Current-Voltage Characteristics of a Short-Channel GaAs MESFET Using a New Linearly Graded Depletion Edge Approximation (선형 공핍층 근사를 사용한 단채널 GaAs MESFET의 전류 전압 특성 연구)

  • 박정욱;김재인;서정하
    • Journal of the Institute of Electronics Engineers of Korea TE
    • /
    • v.37 no.2
    • /
    • pp.6-11
    • /
    • 2000
  • In this paper, suggesting a new linearly -graded depletion edge approximation, the current-voltage characteristics of an n-type short-channel GaAs MESFET device has been analyzed by solving the two dimensional Poisson's equation in the depletion region. In this model, the expressions for the threshold voltage, the source and the drain ohmic resistance, and the drain current were derived. As a result, typical Early effect of a short channel device was shown and the ohmic voltage drop by source and drain contact resistances could be explained. Furthermore our model could analyze both the short-channel device and the long-channel device in a unified manner.

  • PDF

Development of Optical System for 50W LED Security Lamp (50W급 LED 보안등용 조명광학계 개발)

  • Jung, Byoung-Jo;Jang, Sung-Whan;Roh, Yong-Gi
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.13 no.1
    • /
    • pp.296-305
    • /
    • 2012
  • In this paper, we develop about glare phenomenon at security light caused by light source's straight characteristic, maintaining uniformity ratio of illuminance as high, have long light distribution not by symmetry of rotation but a single axis. we develop second lens for security light that lack of light distribution phenomenon at each of security light can be solved. Our developed light system design satisfies lighting standard of security light's and shape of lens is single lens. so our lens optimizes designing or analysis by using lighting design and interpretation program. Making a Mock-up to do real measure, we have intensity of illumination and maintaining uniformity ratio of illuminance measurement data.