• Title/Summary/Keyword: $m{\times}n$ 스크린 구성

Search Result 2, Processing Time 0.015 seconds

A Mathematical Analysis of Automatic Balanced Placement of Icons in A Smartphone Launcher (스마트폰 런처에서 아이콘 자동 균형 배치의 수학적 분석)

  • Son, Kyung A;Eun, Seongbae
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.24 no.11
    • /
    • pp.1457-1462
    • /
    • 2020
  • There are dozens of applications on the smartphone. The service application that manages the loading, deletion, and deployment of these applications is called a smartphone launcher, and various launchers are used. Some of the existing launchers provide a function to automatically place icons by analyzing user application usage patterns. In this paper, we present a method of automatically arranging icons so that the icons are balanced on the smartphone screen. The usefulness of our method is illustrated by some exaples. In this case, it is proved that in an m × n screen layout with a height of m and a width of n, if n is an odd number, the entire screen can always be arranged in a balanced manner regardless of the n value by mathematical induction method.

The Transmit Method for Fingerprint sensing using Differential Pulse in Mutual Capacitance Touch Screen Panel for improving security of computer information (컴퓨터의 보안향상을 위한 상호정전용량 터치스크린패널의 차동펄스를 이용한 지문인식을 위한 송신법)

  • Kim, Seong Mun;Choi, Eun Ho;Ko, Nak Young;Bien, Franklin
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.54 no.7
    • /
    • pp.55-60
    • /
    • 2017
  • This paper is proposed on the transmit Method Finger-Printer Scanning of Mutual Capacitance Touch Screen Panel Using Differential Pulse for improving the security of computer information. This system is composed of differential pulse generator and Ring-Counter, also Supply voltage is 5V. this system generates the Pulse wave which is composed of In-Phase and Out of Phase at 1MHz while period of 2m/s. it is designed and be able to operate four channels. overall power consumption is approximately 78.08nW. This prototype is implemented in 0.25um CMOS Process and Chip area is $870um{\times}880um$.