• Title/Summary/Keyword: ${\delta}$-변환

Search Result 172, Processing Time 0.027 seconds

Partial Oxidation of CH4 Using {0.7}Sr0.3Ga0.6Fe0.4O3-δ for Soild Oxide Fuel Cell (고체산화물 연료전지용 La0.7Sr0.3Ga0.6Fe0.4O3-δ계의 메탄부분산화반응)

  • Lee, Seung-Young;Lee, Kee-Sung;Lee, Shi-Woo;Kim, Jong-Won;Woo, Sang-Kuk
    • Journal of the Korean Electrochemical Society
    • /
    • v.6 no.1
    • /
    • pp.59-64
    • /
    • 2003
  • We fabricated mixed ionic-electronic conducting membranes, $CH_4\;Using\;{0.7}Sr_{0.3}Ga_{0.6}Fe_{0.4}O_{3-\delta}$, by solid state reaction method for solid oxide fuel cell. The membranes consisted of single perovskite phase and exhibited high relative density, $>95\%$. We coated $La_{0.6}Sr_{0.4}CoO_{3-\delta}$ layer using screen printing method in order to improve surface reactivity of the $La_{0.7}Sr_{0.3}Ga_{0.6}Fe_{0.4}O_{3-\delta}$. As a result, the oxygen permeation flux of the coated $La_{0.7}Sr_{0.3}Ga_{0.6}Fe_{0.4}O_{3-\delta}$ showed higher value, $0.5ml/min{\cdot}cm^2\;at\;950^{\circ}C$ than the uncoated one. Higher oxygen permeation was observed in the porously coated Lao $La_{0.7}Sr_{0.3}Ga_{0.6}Fe_{0.4}O_{3-\delta}$membranes with larger grain sizes. Syngas, $CO+H_2$, was successfully obtained from methane gas, $CH_4$, using the $La_{0.6}Sr_{0.4}CoO_{3-\delta}$ coated $La_{0.7}Sr_{0.3}Ga_{0.6}Fe_{0.4}O_{3-\delta}$, with over $40\%\;of\;CH_4$ conversion and syngas yield. $La_{0.7}Sr_{0.3}Ga_{0.6}Fe_{0.4}O_{3-\delta}$ membrane was stable even when it was exposed to the reducing environment, methane, for 600 hrs at $950^{\circ}C$.

Characteristics of Second Harmonic Generation in $LiB_3O_5 $ Crystals Grown by TSSG Method (TSSG 법으로 육성한 $LiB_3O_5 $ 단결정의 제2조화파 발생 특성)

  • 권택용;오학태;주정진;백현호;김정남;윤수인
    • Korean Journal of Optics and Photonics
    • /
    • v.5 no.1
    • /
    • pp.74-79
    • /
    • 1994
  • The characteristics of the type I and type II SHG in LiB305 crystals grown by TSSG method have been investigated using 1064 nm beam from a Q-switched Nd:YAG laser. The measured phase matching angles and angular acceptance bandwidths were $\theta_m=90^{\circ}, \phi_m=11.6^{\circ}$, <$\delta\theta_{int}L_{1/2}=3.3^{\circ}-cm^{1/2}, \theta\phi_{int}L=0.27^{\circ}-cm^{1/2}$ for type I SHG and $\theta_m=20^{\circ}, \phi_m=90^{\circ}$, TEX>$\delta\theta_{int}L_=0.65^{\circ}-cm, \theta\phi_{int}L^{1/2}=3.5^{\circ}-cm^{1/2}$ for type II SHG, respectively. Thp. type I NCPM temperature of 1064 nm beam was found to be $149^{\circ}C$ with the temperature bandwidth $\DeltaTL$of $4.8^{\circ}C-cm$. An energy conversion efficiency of about 1.8% with 2.6 mm thick LBO crystal at an incident power of TEX>$171 MW/\textrm{cm}^2$ was demonstrated. The measured $d_{32} was 0.74\pm0.05 pm/V$..

  • PDF

Performance Enhancement of CORDIC Employing Redundant Numbers and Minimal Iterations (잉여 수와 최소 반복 횟수를 이용한 CORDIC 성능 향상)

  • Kim, Seung-Youl;You, Young-Gap
    • The Journal of the Korea Contents Association
    • /
    • v.6 no.2
    • /
    • pp.162-168
    • /
    • 2006
  • This paper presents a high performance CORDIC circuit based on redundant numbers yielding a minimal number of iteration stages. The minimal number of iteration stages reflects the iteration number yielding a smaller computation error than the truncation error. The minimal number of iterations is found n-4 for $n\geq16$, where n is the number of input angle bits. The CORDIC circuit is based on a redundant number system with a constant scale factor The circuit performs sine and cosine calculations with a delay of {5 (n-4)+ 2[$log_{2}n$]}$\DeltaT$.

  • PDF

Interference experiment using entangled photons with wavelengths of 640 nm and 660 nm (파장 640 nm와 660 nm 광자쌍의 간섭)

  • Kim Heonoh;Shin Harim;Kim Wonsik;Kwon Osung;Kim Taesoo
    • Korean Journal of Optics and Photonics
    • /
    • v.15 no.5
    • /
    • pp.399-404
    • /
    • 2004
  • We present a quantum interference experiment with frequency-entangled pairs of photons with wavelength of 640 nm and 660 nm produced in the process of parametric down-conversion. When photon pairs in different angular frequencies $\omega$$_1$and $\omega$$_2$are registered by two detectors the coincidence counts exhibits a two-photon fringe as a function of relative time delay $\delta$$\tau$ of two photons within the coherence time depending on the arrangement of the detector pairs.

A Design of a Reconfigurable 4th Order ΣΔ Modulator Using Two Op-amps (2개의 증폭기를 이용한 가변 구조 형의 4차 델타 시그마 변조기)

  • Yang, Su-Hun;Choi, Jeong-Hoon;Yoon, Kwang Sub
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.52 no.5
    • /
    • pp.51-57
    • /
    • 2015
  • In this paper, in order to design the A / D converter with a high resolution of 14 bits or more for the biological signal processing, CMOS delta sigma modulator that is a 1.8V power supply voltage - were designed. we propose a new structure of The fourth order delta-sigma modulator that needs four op amps but we use only two op amps. By using a time -interleaving technique, we can re-construct the circuit and reuse the op amps. Also, we proposed a KT/C noise reduction circuit to reduce the thermal noise from a noisy resistor. We adjust the size of sampling capacitor between sampling time and integrating time, so we can reduce almost a half of KT/C noise. The measurement results of the chip is fabricated using a Magna 0.18um CMOS n-well1 poly 6 metal process. Power consumption is $828{\mu}W$ from a 1.8V supply voltage. The peak SNDR is measured as a 75.7dB and 81.3dB of DR at 1kHz input frequency and 256kHz sampling frequency. Measurement results show that KT/C noise reduction circuit enhance the 3dB of SNDR. FOM of the circuit is calculated to be 142dB and 41pJ / step.

Design of Low-Power 3rd-order Delta-Sigma Modulator (저전력 3차 델타-시그마 모듈레이터 설계)

  • In, Byoung Wha;Im, Saemin;Park, Sang-Gyu
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.4
    • /
    • pp.43-51
    • /
    • 2013
  • This paper presents a design and implementation of a low power switched-capacitor 3rd-order delta-sigma modulator for a digital hearing-aid application. The power consumption is reduced by minimizing the output swing of integrators through optimizing the coefficients of modulator architecture and using class-AB output operational amplifiers. The modulator was implemented in a 130nm CMOS technology, and measured to have 79dB of SNR(Signal-to-Noise Ratio) in the signal bandwidth between 100Hz and 10kHz with an oversampling ratio of 160. The power consumption was $60{\mu}W$ from 1.2V power supply and the modulator core occupied $0.53mm{\times}0.53mm$.

A switch-matrix semidigital FIR reconstruction filter for a high-resolution delta-sigma D/A converter (스위치-매트릭스 구조의 고해상도 델타-시그마 D/A변환기용 준 디지털 FIR 재생필터)

  • Song, Yun-Seob;Kim, Soo-Won
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.7 s.337
    • /
    • pp.21-26
    • /
    • 2005
  • An area efficient, low power switch-matrix semidigital FIR reconstruction filter for delta-sigma D/A converter is proposed. Filter coefficients are quantified to 7-bit and 7 current sources that correspond to each coefficient bit are used. The proposed semidigital FIR reconstruction filter is designed in a 0.25 um CMOS process and incorporates 1.5 mm$^{2}$ of active area and a power consumption is 3.8 mW at 2.5 V supply. The number of switching transistors is 1419 at 205 filter order. Simulation results show that the filter output has a dynamic range of 104 dB and 84 dB attenuation of out-of-band quantization noise.

Robust Feature Normalization Scheme Using Separated Eigenspace in Noisy Environments (분리된 고유공간을 이용한 잡음환경에 강인한 특징 정규화 기법)

  • Lee Yoonjae;Ko Hanseok
    • The Journal of the Acoustical Society of Korea
    • /
    • v.24 no.4
    • /
    • pp.210-216
    • /
    • 2005
  • We Propose a new feature normalization scheme based on eigenspace for achieving robust speech recognition. In general, mean and variance normalization (MVN) is Performed in cepstral domain. However, another MVN approach using eigenspace was recently introduced. in that the eigenspace normalization Procedure Performs normalization in a single eigenspace. This Procedure consists of linear PCA matrix feature transformation followed by mean and variance normalization of the transformed cepstral feature. In this method. 39 dimensional feature distribution is represented using only a single eigenspace. However it is observed to be insufficient to represent all data distribution using only a sin91e eigenvector. For more specific representation. we apply unique na independent eigenspaces to cepstra, delta and delta-delta cepstra respectively in this Paper. We also normalize training data in eigenspace and get the model from the normalized training data. Finally. a feature space rotation procedure is introduced to reduce the mismatch of training and test data distribution in noisy condition. As a result, we obtained a substantial recognition improvement over the basic eigenspace normalization.

Design of the Low-Power Continuous-Time Sigma-Delta Modulator for Wideband Applications (광대역 시스템을 위한 저전력 시그마-델타 변조기)

  • Kim, Kunmo;Park, Chang-Joon;Lee, Sanghun;Kim, Sangkil;Kim, Jusung
    • Journal of IKEEE
    • /
    • v.21 no.4
    • /
    • pp.331-337
    • /
    • 2017
  • In this paper, we present the design of a 20MHz bandwidth 3rd-order continuous-time low-pass sigma-delta modulator with low-noise and low-power consumption. The bandwidth of the system is sufficient to accommodate LTE and other wireless network standards. The 3rd-order low-pass filter with feed-forward architecture achieves the low-power consumption as well as the low complexity. The system uses 3bit flash quantizer to provide fast data conversion. The current-steering DAC achieves low-power and improved sensitivity without additional circuitries. Cross-coupled transistors are adopted to reduce the current glitches. The proposed system achieves a peak SNDR of 65.9dB with 20MHz bandwidth and power consumption of 32.65mW. The in-band IM3 is simulated to be 69dBc with 600mVp-p two tone input tones. The circuit is designed in a 0.18-um CMOS technology and is driven by 500MHz sampling rate signal.

Numerical Simulation of water quality by ${\Delta}COD$ method for Inner Productivity Estimation of Yeong-Il Bay (간이변환 수질예측모델에 의한 영일만 내부생산성 평가)

  • Yoon, Han-Sam;Ryu, Cheong-Ro;Lee, In-Cheol;Kim, Heon-Tae
    • Proceedings of the Korea Committee for Ocean Resources and Engineering Conference
    • /
    • 2003.05a
    • /
    • pp.99-104
    • /
    • 2003
  • This study investigated the yearly variation of pollutant loads outflowing from six watershed of Yeong-il Bay and compared the relationship of pollutant load and water quality, and estimated the Inner productivity of Yeong-Il Bay by using ${\Delta}COD$ method which analysis nonlinear process of water quality. As the estimated results for the pollutant loads of Yeong-Il Bay, total COD load outflowing from Hyeong-san river in flood season(summer) of 2001 year was 2275.0 kg/hr and in dry(low water) season(winter) 852.8 kg/hr, respectively. Load quantity in flood season was about 2.67 times than that in dry season. And as the calculated results of the net-flux of water for seven divisions, it showed that the net-flux of water increased for the divisions of the north coast and inner sea of Yeong-Il Bay but decreased for the south coast. On the contrary, for the cases which water quantity increase from land, the net-flux of water in estuary front of Hyeong-san river decreased but outflowing quantity of that though division of the south coast of Homi-got increased. Finally, this study compared the Inner productions for flood and dry season of Yeong-il Bay by using ${\Delta}COD$ method.

  • PDF