References
- M.-F. Chang, et al. , "Next-Generation Energy-Efficient Computing for IoT and AI Chips: How to Overcome the Memory Wall," IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Oct. 2018
- E. Morifuji, D. Patil, M. Horowitz, and Y. Nishi, "Power Optimization for SRAM and Its Scaling," IEEE Transactions on Electron Devices, vol. 54, no. 4, pp. 715-722, April 2007, https://doi.org/10.1109/TED.2007.891869
- X. Si et al., "A Twin-8T SRAM Computation-in-Memory Unit-Macro for Multibit CNN-Based AI Edge Processors," IEEE J. of Solid-State Circuits, vol. 55, no. 1, pp. 189-202, Jan. 2020, https://doi.org/10.1109/JSSC.2019.2952773
- C. Hong and J. Kim , "Design of In-Memory Computing Adder Using Low-Power 8+T SRAM." J. of the Korea Institute of Electronic Communication Sciences, vol. 18, no. 2, pp. 291-298, https://doi.org/10.13067/JKIECS.2023.18.2.291
- C. -J. Jhang, C. -X. Xue, J. -M. Hung, F. -C. Chang, and M. -F. Chang, "Challenges and Trends of SRAM-Based Computing-In-Memory for AI Edge Devices," in IEEE Transactions on Circuits and Systems , vol. 68, no. 5, pp. 1773-1786, May 2021, https://doi.org/10.1109/TCSI.2021.3064189
- Y. Chai , "An Analog Memory Fabricated with Single-Poly Nwell Process Technology." J. of the Korea Institute of Electronic Communication Sciences, vol. 7, no. 5, The Korea Institute of Electronic Communication Sciences, Oct. 2012, pp. 1061-1066, https://doi.org/10.13067/JKIECS.2012.7.5.1061
- J. Jo , "Performance Comparison Analysis of AI Supervised Learning Methods of Tensorflow and Scikit-Learn in the Writing Digit Data," J. of the Korea Institute of Electronic Communication Sciences, vol. 14 no. 4, pp. 701-706. https://doi.org/10.13067/JKIECS.2019.14.4.701
- C. Yu, T. Yoo, K. T. C. Chai, T. T. Kim, and B. Kim, "A 65-nm 8T SRAM Compute-in-Memory Macro With Column ADCs for Processing Neural Networks," in IEEE J. of Solid-State Circuits, vol. 57, no. 11, pp. 3466-3476, Nov. 2022, https://doi.org/10.1109/JSSC.2022.3162602.
- T. Kim, S. Manisankar, and Y. Chung, "A Novel 8T Cell-Based Subthreshold Static RAM for Ultra-Low Power Platform Applications." Electronics 2020, vol. 9, p.928. https://doi.org/10.3390/electronics9060928
- RUKKUMANI V. and DEVARAJAN N. "Design and analysis of static random access memory by schmitt trigger topology for low voltage applications" J. of Engineering Science and Technology, vol. 11, no. 12, pp. 1722-1735, Dec. 2016 https://jestec.taylors.edu.my/Vol%2011%20issue%2012%20December%202016/11_12_6.pdf