

Stacking-Enabled NPN Heterostructures with GaN Collectors for Bipolar Power Devices

Kwangeun Kim^{*★}

Abstract

Npn heterostructures with GaN collectors were fabricated using nanomembrane (NM) stacking. N- and p-Si NMs were transfer-printed onto the n-GaN substrates, resulting in the formation of vertical n-Si/p-Si/n-GaN heterostructures. Electrical measurements of Si/Si and Si/GaN pn heterostructures exhibited rectifying properties, indicating that the formation of bipolar junctions was feasible through NM stacking. The energy band diagram of stacking-enabled npn heterostructure was analyzed to explain the rectifying behaviors of base-emitter and collector-base junctions, as well as to suggest potential applications for bipolar junction transistors with a GaN subcollector.

Key words : Heterostructures, Stacking, GaN, Si nanomembranes, Bipolar junction devices

1. Introduction

The necessity for the development of high-speed and high-power devices has increased over the decades due to the demand for power electronics with improved operation frequency and power efficiency in electric vehicles, satellite communication, and power transmission [1]-[4]. Enhanced capabilities in breakdown field, power density, current, and unilateral gains are crucial aspects of advancements in bipolar power devices. Due to its wide bandgap, low on-resistance, high critical breakdown field, and higher carrier mobility and saturation velocity, GaN is used in power devices for high-power switching and operation frequency (Table 1) [5]. Compared to Si and SiC, GaN's electronic parameters are better suited for

high-power and speed applications with low power loss. The 11.2 dBm power and 59.5 MHz speed were reported from the operation of SiC-based bipolar junction transistor (BJT) [6]. Based on the figure of merits in Table 1, the enhanced power and speed are expected from GaN-based devices.

Stacking through semiconductor nanomembrane (NM) transfer-printing onto heterogeneous materials enables the formation of heterostructures comprised of different doping types and lattice constants, leading to the construction of desired energy structures for power device applications [7]-[12]. The NM stacking technique enables lattice-mismatched semiconductors to form heterostructures with merits of both materials that can be applied for the fabrication of heterostructure devices.

* School of Electronics and Information Engineering, Korea Aerospace University

★ Corresponding author

E-mail: kke@kau.ac.kr, Tel: +82-2-300-0139

※ Acknowledgment

This work was supported by the National Research Foundation of Korea (NRF) Grant funded by the Korea Government (RS-2023-00277760).

Manuscript received Sep. 5, 2024; revised Sep. 19, 2024; accepted Sep. 24, 2024.

This is an Open-Access article distributed under the terms of the Creative Commons Attribution Non-Commercial License(<http://creativecommons.org/licenses/by-nc/3.0>) which permits unrestricted non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

In this work, Si/GaN npn heterostructures were formed by NM junction stacking for the application of bipolar power devices. The electrical characteristics of the stacking-enabled diodes were demonstrated to show a feasible formation of bipolar structures composed of semiconductor materials with complementary merits. Improved switching speed and power density are expected from the stacking-enabled Si/GaN heterostructure devices.

Table 1. Materials parameters.

	Si	SiC	GaN
Bandgap (eV)	1.12	3.26	3.40
Breakdown field (MV/cm)	0.3	3.0	3.3
Electron mobility (cm ² /Vs)	1500	1000	2000
Saturation velocity (cm/s)	1×10 ⁷	2×10 ⁷	2.5×10 ⁷
Dielectric constant	11.9	10	8.9
Johnson's figure of merit	1	400	760
Baliga's figure of merit	1	11	39

II. Results and discussion

2.1. Experimental

A Si/Si/GaN npn heterostructure was formed by NM stacking (Fig. 1) [13]. The p-Si-on-insulator (SOI) wafer (p-Si/SiO₂ = 100/1000 nm) with a boron doping concentration of $1 \times 10^{19} \text{ cm}^{-3}$ was patterned using photolithography and inductively-coupled plasma reactive-ion etching (ICP-RIE) to create NM formation with $5 \times 5 \mu\text{m}^2$ etching holes (Fig. 1i). An undercut of the p-SOI was performed in a 49% HF solution (Fig. 1ii). The undercut Si NM was picked up from the original substrate using an elastomeric polydimethylsiloxane stamp and transfer-printed onto the n-GaN wafer, followed by junction bonding (Fig. 1iii). The GaN subcollector was grown by metal-organic chemical vapor deposition with Si doping concentrations of $1 \times 10^{18} \text{ cm}^{-3}$ and $1 \times 10^{19} \text{ cm}^{-3}$ for the top and bottom layers, respectively. The as-grown GaN epi-wafer underwent RCA cleaning procedure. The 200 nm n-Si NM from the n-SOI wafer, with

phosphorus doping concentrations of $1 \times 10^{19} \text{ cm}^{-3}$ and $1 \times 10^{18} \text{ cm}^{-3}$ for the top and bottom layers, was laminated onto the junction-bonded Si/GaN (Fig. 1iv), resulting in the stacked Si/Si/GaN npn heterostructures, followed by junction annealing (Fig. 1v). ICP-RIE was applied to the photoresist mask to shape the emitter and base mesas individually (Fig. 1vi). Ti/Au, Ni/Au, and Ti/Al/Ti/Au were deposited for the ohmic contacts of the emitter, base, and collector, respectively (Fig. 1vii). The functionality of the npn heterostructure device was equivalent to that of an npn BJT (Figs. 1viii and 1ix).




Fig. 1. Process steps for the formation of Si/Si/GaN npn heterostructures by junction stacking: i) Nanomembrane (NM) patterning on p-silicon-on-insulator (SOI) wafer, ii) undercut of SOI in HF solution, iii) transfer-printing of p-Si NM onto n-GaN collector using an elastomeric stamp, iv) transfer-printing of n-Si NM onto the Si/GaN heterostructure, v) junction-bonding of the npn heterostructure, vi) mesa formation using inductively-coupled plasma etcher, vii) formation of electrodes for the emitter (E), base (B), collector (C), separately, viii) optical image of the fabricated device, scale bar = 50 μm , and ix) symbol of NPN bipolar-junction transistor.

2.2. Electrical characteristics

The conduction properties of n-Si/p-Si and p-Si/n-GaN diodes from the stacked npn heterostructure were analyzed using a semiconductor parameter analyzer (Fig. 2). The measured I-V curves of Si/Si and Si/GaN diodes exhibited rectifying behavior, indicating that the stacked heterostructures possess bipolar polarity (Figs. 2a and 2b). The ideality factors for the Si/Si and Si/GaN diodes were 1.22 and 1.53, respectively, suggesting a low interface trap density at the stacked junction interface [14]. Since the Si/GaN diode is used for collector-base (CB) junction of npn bipolar devices, the relatively higher off current may affect the electron flow from base-emitter (BE) into CB junctions. UV/Ozone treatment can be applied to lower the reverse current by improving interface property during the junction bonding [7].




Fig. 2. Electrical characteristics of the npn heterostructures: (a) N-Si/p-Si and (b) p-Si/n-GaN heterostructures formed by junction stacking.

The energy band diagram of the Si/Si/GaN npn heterostructures was investigated to explain carrier injection for Si/Si and Si/GaN diodes (Fig. 3). Under forward bias, the energy band diagrams of both pn junctions shift to diagrams with low valence band offsets, facilitating effective electron injection (Fig. 3a). The electrical features of the

stacked npn heterostructures with wide bandgap GaN subcollectors can be applied to the development of high-power npn BJTs. The switching of collector current in the npn heterostructure was analyzed based on the energy band diagram of the npn BJT in forward-active mode (Fig. 3b). Under forward BE (V_{BE}) and reverse collector-emitter (V_{CE}) biases, electrons move from the valence band of the emitter to the valence band of the collector, generating a collector current (I_C) that is amplified by the base current (I_B).




Fig. 3. Energy band alignment of the npn heterostructures: (a) Si/Si/GaN npn heterostructure under forward biases for Si/Si and Si/GaN pn diodes. Green and purple dashed lines indicate the energy band diagrams under forward biases for Si/Si and Si/GaN pn diodes, respectively. (b) Stacking-enabled Si/Si/GaN bipolar junction transistor in forward-active mode ($V_{BE} > 0$ V and $V_{CE} > 0$ V) showing electron injection from the emitter to the collector and inducing a collector current (I_C).

III. Conclusion

In conclusion, Si/Si/GaN npn heterostructures were successfully fabricated through NM stacking. P-Si was transfer-printed onto a wide bandgap GaN subcollector to facilitate high-power and high-speed operation for device applications. N-Si was then laminated onto the Si/GaN heterostructure, resulting in an npn heterostructure suitable for manufacturing bipolar power devices. Electrical

measurements of Si/Si and Si/GaN pn diodes exhibited rectifying properties with low ideality factors, indicating the construction of bipolar structures with a low interface trap density. The energy band diagram was analyzed to understand carrier injection along the energy bands under bias conditions and support the development of bipolar power switching devices. The methodology for forming heterostructures through the NM stacking can be applied to the manufacturing of commercial electronic products by maximizing the transfer area while stabilizing the undercut procedure.

References

- [1] Y. Zhang, F. Udrea, and H. Wang, "Multidimensional Device Architectures for Efficient Power Electronics," *Nat. Electron.*, vol.5, pp.723-734, 2022. DOI: 10.1038/s41928-022-00860-5
- [2] B. J. Baliga, *Fundamentals of Power Semiconductor Devices*, Springer, 2010.
- [3] E. A. Jones, F. F. Wang, and D. Costinett, "Review of commercial GaN power devices and GaN-based converter design challenges," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol.4, no.3, pp.707-719, 2016. DOI: 10.1109/JESTPE.2016.2582685
- [4] K. J. Chen, O. Häberlen, A. Lidow, C. L. Tsai, T. Ueda, Y. Uemoto, and Y. Wu, "GaN-on-Si power technology: devices and applications," *IEEE Trans. Electron Devices*, vol.64, no.3, pp.779-795, 2017. DOI: 10.1109/TED.2017.2657579
- [5] T. R. Lenka and H. P. T. Nguyen, *HEMT Technology and Applications*, Springer, 2023.
- [6] M. W. Hussain, H. Elahipanah, J. E. Zumbro, S. Rodriguez, B. G. Malm, H. A. Mantooth, and A. Rusu, "A SiC BJT-Based Negative Resistance Oscillator for High-Temperature Applications," *IEEE J. Electron Devices Soc.*, vol.7, pp.191-195, 2019. DOI: 10.1109/JEDS.2018.2889638
- [7] K. Kim and J. Jang, "Improved Tunneling Property of p+Si Nanomembrane/n+GaAs Heterostructures through Ultraviolet/Ozone Interface Treatment," *Inorganics*, vol.10, no.12, 228, 2022. DOI: 10.3390/inorganics10120228
- [8] A. M. Kiefer, D. M. Paskiewicz, A. M. Clausen, W. R. Buchwald, R. A. Soref, and M. G. Lagally, "Si/Ge Junctions Formed by Nanomembrane Bonding," *ACS Nano*, vol.5, no.2, pp.1179-1189, 2011. DOI: 10.1021/nn103149c
- [9] T.C. Liu, S. Kabuyanagi, T. Nishimura, T. Yajima, and A. Toriumi, "N+Si/p-Ge Heterojunctions Fabricated by Low Temperature Ribbon Bonding with Passivating Interlayer," *IEEE Electron. Device Lett.*, vol.38, no.6, pp.716-719, 2017. DOI: 10.1109/LED.2017.2699658
- [10] D. P. Schroeder, Z. Aksamija, A. Rath, P. M. Voyles, M. G. Lagally, and M. A. Eriksson, "Thermal Resistance of Transferred-Silicon Nanomembrane Interfaces," *Phys. Rev. Lett.*, vol.115, no.25, 256101, 2015. DOI: 10.1103/PhysRevLett.115.256101
- [11] S.-W. Hwang, C. H. Lee, H. Cheng, J.-W. Jeong, S.-K. Kang, J.-H. Kim, J. Shin, J. Yang, Z. Liu, G. A. Ameer, Y. Huang, and J. A. Rogers, "Biodegradable Elastomers and Silicon Nanomembranes/Nanoribbons for Stretchable, Transient Electronics, and Biosensors," *Nano Lett.*, vol.15, no.5, 2801, 2015. DOI: 10.1021/nl503997m
- [12] Y.-C. Tai, P.-L. Yeh, S. An, H.-H. Cheng, M. Kim, and G.-E. Chang, "Strain-free GeSn Nanomembranes Enabled by Transfer-Printing Techniques for Advanced Optoelectronic Applications," *Nanotechnology*, vol.31, no.44, 445301, 2020. DOI: 10.1088/1361-6528/aba6b1
- [13] K. Kim, J. Jang, and H. Kim, "Negative Differential Resistance in Si/GaAs Tunnel Junction Formed by Single Crystalline Nanomembrane Transfer Method," *Results Phys.*, vol.25, 104279, 2021. DOI: 10.1016/j.rinp.2021.104279
- [14] M. Okutan, E. Basaran, and F. Yakuphanoglu, "Electronic and Interface State Density Distribution Properties of Ag/p-Si Schottky Diode," *Appl. Surf. Sci.*, vol.252, no.5, pp.1966-1973, 2005. DOI: 10.1016/j.apsusc.2005.03.155

BIOGRAPHY

Kwangeun Kim (Member)

2009 : BS degree in Electrical Engineering, Korea University.
2011 : MS degree in Electrical Engineering, Korea University.
2018 : PhD degree in Electrical Engineering, University of Wisconsin-Madison.

2021~present : Assistant Professor, Korea Aerospace University.