Acknowledgement
다음의 성과는 과학기술정보통신부와 연구개발특구진흥재단이 지원하는 과학벨트지원사업으로 수행된 연구결과입니다.
References
- A. Waterman, K. Asanovi, and RISC-V Foundation, "The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 20191213", 2019.
- A. Waterman, K.Asanovi, and RISC-V Foundation, "The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Document Version 20190608-Priv-MSU-Ratified", 2019.
- C. Chen et al., "Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension : Industrial Product," 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), pp. 52-64, 2020.
- Jon Gabay, RISC-V, An open-source processor architecture that has become an intermational standard, November, 28, 2022, from https://www.epnc.co.kr/news/articleView.html?idxno=230169
- Davide Harris&Sarah Harris, 「Digital Design and Computer Architecture, Risc-V Edition」, Morgan Kaufmann, 2021
- Park, Su-bin, et al. "A Design and Implementation of 32-bit Five-Stage RISC-V Processor Using FPGA." Journal of The Korean Society of Semiconductor & Display Technology, Vol. 22, pp. 81-86, 2023.
- A. E. Phangestu, I. T. Mujiono, M. I. Kom and S. Ahmad Zaini, "Five-Stage Pipelined 32-Bit RISC-V Base Integer Instruction Set Architecture Soft Microprocessor Core in VHDL," 2022 International Seminar on Intelligent Technology and Its Applications (ISITIA), Surabaya, Indonesia, pp. 304-309, 2022.
- Anmol Singh, Arpit Kumar, Abhishek Singh, R. Anirudh Reddy, and K. N. Pushpalatha, "Design and Implementation of RISC-V ISA (RV32IM) on FPGA," SSRG International Journal of VLSI & Signal Processing, vol. 10, no. 2, pp. 17-21, 2023.
- W.J. Teng, "Design of a 6-Stage pipeline RISC processor." Universiti Tunku Abdul Rahman, Faculty of Information and Communication Technology. UTAR Eprints (4281) - 2021.
- KTword, 2021, from http://www.ktword.co.kr/test/view/view.php?m_temp1=5385
- L. Wren, RISCBoy Documentation, from https://github.com/Wren6991/RISCBoy
- Reinhold P. Weicker, "Dhrystone: A synthetic systems programming benchmark," Communications of the ACM, Vol.27, No.10, pp.1013-1030, 1984.
- Clive Maxfield, MIPS introduces new Aptiv generation of processor cores, May, 10, 2012, from https://www.eetimes.com/mips-introduces-new-aptiv-generation-ofprocessor-cores/
- Jo, Sang-un, et al. "A Design and Implementation of 32-bit Five-Stage RISC-V Processor Using FPGA." Journal of The Korean Society of Semiconductor & Display Technology, Vol. 21, pp. 27-32, 2022.
- Ultraembedded, biriscv. Retrieved September, 19, 2021, from https://github.com/ultraembedded/biriscv.