ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지
DOI QR코드

DOI QR Code

Maximal overlap discrete wavelet transform-based power trace alignment algorithm against random delay countermeasure

  • Received : 2021.03.02
  • Accepted : 2021.11.15
  • Published : 2022.06.10
Download PDF
⟨ Previous Next ⟩

Abstract

Random delay countermeasures introduce random delays into the execution flow to break the synchronization and increase the complexity of the side channel attack. A novel method for attacking devices with random delay countermeasures has been proposed by using a maximal overlap discrete wavelet transform (MODWT)-based power trace alignment algorithm. Firstly, the random delay in the power traces is sensitized using MODWT to the captured power traces. Secondly, it is detected using the proposed random delay detection algorithm. Thirdly, random delays are removed by circular shifting in the wavelet domain, and finally, the power analysis attack is successfully mounted in the wavelet domain. Experimental validation of the proposed method with the National Institute of Standards and Technology certified Advanced Encryption Standard-128 cryptographic algorithm and the SAKURA-G platform showed a 7.5× reduction in measurements to disclosure and a 3.14× improvement in maximum correlation value when compared with similar works in the literature.

Keywords

References

  1. P. Kocher, J. Jaffe, and B. Jun, Differential power analysis, Proc. Annu. Int. Cryptol. Conf., Santa Barbara, CA, USA, 1999, pp. 388-397. https://doi.org/10.1007/3-540-48405-1_25
  2. J. S. Coron, and I. Kizhvatov, An efficient method for random delay generation in embedded software, in Proc. Int. Workshop Cryptographic Hardw. Embedded Syst. (Lausanne, Switzerland), 2009, pp. 156-170. https://doi.org/10.1007/978-3-642-04138-9_12
  3. J. S. Coron, and I. Kizhvatov, Analysis and improvement of the random delay countermeasure of CHES 2009, in Proc. Int. Conf. Cryptographic Hardw. Embedded Syst., 2010, pp. 95-109.
  4. K. H. Boey, Y. Lu, M. O'Neill, and R. Woods, Random clock against differential power analysis, in Proc. IEEE Asia Pacific Conf. Circuits Syst. (Kuala Lumpur, Malaysia), 2010, pp. 756-759. https://doi.org/10.1109/APCCAS.2010.5774887
  5. M. Bucci, R. Luzzi, M. Guglielmo, and A. Trifiletti, A counter-measure against differential power analysis based on random delay insertion, in Proc.. IEEE Int. Symp. Circ. Syst. (Kobe, Japan), 2005, pp. 3547-3550. https://doi.org/10.1109/ISCAS.2005.1465395
  6. Y. Lu, M. O'Neill, and J. McCanny, Evaluation of random delay insertion against DPA on FPGAs, ACM Trans. Reconfigurable Technol. Syst. 4 (2010), no. 1, 1-20. https://doi.org/10.1145/1857927.1857938
  7. I. Levi, O. Keren, and A. Fish, Data-dependent delays as a barrier against power attacks, IEEE Trans. Circ. Syst.I: Regular Pap. 62 (2015), no. 8, 2069-2078. https://doi.org/10.1109/TCSI.2015.2452371
  8. G. Zarrinchian and M. S. Zamani, Combinational counters: A low overhead approach to address DPA attacks, J. Circ. Syst. Comput. 29 (2020), no. 6, 2050097. https://doi.org/10.1142/S0218126620500978
  9. S. Mangard, E. Oswald, and T. Popp, Power analysis attacks: Revealing the secrets of smart cards, Springer, Berlin, Germany, 2008.
  10. J. G. van Woudenberg, M. F. Witteman, and B. Bakker, Improving differential power analysis by elastic alignment, in Proc. Cryptographers Track RSA Conf.: Topics Cryptology (San Francisco, CA, USA), 2011, pp. 104-119. https://doi.org/10.1007/978-3-642-19074-2_8
  11. R. A. Muijrers, J. G. van Woudenberg, and L. Batina, RAM: Rapid alignment method, in Proc. Int. Conf. Smart Card Research Adv. Applicat, (Leuven, Belgium), 2011, pp. 266-282. https://doi.org/10.1007/978-3-642-27257-8_17
  12. C. Clavier, J. S. Coron, and N. Dabbous, Differential power analysis in the presence of hardware countermeasures, in Proc. Int. Workshop Cryptographic Hardw. Embedded Syst. (Worcester, MA, USA), 2000, pp. 252-263. https://doi.org/10.1007/3-540-44499-8_20
  13. S. Nagashima, N. Homma, Y. Imai, T. Aoki, and A. Satoh, DPA using phase-based waveform matching against randomdelay countermeasure, in Proc. IEEE Int. Symp. Circuits Syst. (New Orleans, LA, USA), 2007, pp. 1807-1810. https://doi.org/10.1109/ISCAS.2007.378024
  14. E. Cagli, C. Dumas, and E. Prouff, Convolutional neural networks with data augmentation against jitter-based counter-measures, in Proc. Int. Conf. Cryptographic Hardw. Embedded Syst. (Taipei, Taiwan), 2017, pp. 45-68. https://doi.org/10.1007/978-3-319-66787-4_3
  15. O. Schimmel, P. Duplys, E. Boehl, J. Hayek, R. Bosch, and W. Rosenstiel, Correlation power analysis in frequency domain, in Proc. COSADE 1st Int. Workshop Constructive SideChannel Anal. Secure Design, 2010, pp. 1-3.
  16. F. Zhang, X. Dong, B. Yang, Y. Zhou, and K. Ren, A systematic evaluation of wavelet-based attack framework on random delay countermeasures, IEEE Trans. Inform. Forensics. Secur. 15 (2019), 1407-1422. https://doi.org/10.1109/TIFS.2019.2941774
  17. D. B. Percival and A. T. Walden, Wavelet methods for time series analysis, Vol. 4, Cambridge University Press, 2006.