Acknowledgement
The EDA tool was supported by the IC Design Education Center(IDEC), Korea
References
- Zou, et al, "Advances and Frontiers in Single- Walled Carbon Nanotube Electronics," Advanced Science, vol.8, no.23, 2021. DOI: 10.1002/advs.202102860
- L. Xu et al., "Can Carbon Nanotube Transistors Be Scaled Down to the Sub-5 nm Gate Length?," ACS Applied Materials & Interfaces, vol.13, no.27, pp.31957-31967, 2021. DOI: 10.1021/acsami.1c05229
- Pang et al., "Applications of Carbon Nanotubes in the Internet of Things Era," Nano-Micro Letters, vol.13, no.1, 2021. DOI: 10.1007/s40820-021-00721-4
- L. Fan et al., "Stretchable Carbon Nanotube Thin-Film Transistor Arrays Realized by a Universal Transferable-Band-Aid Method," IEEE Transactions on Electron Devices, vol.68, no.11, pp.5879-5885, 2021. DOI: 10.1109/TED.2021.3114140
- H. Wan et al., "Multimodal Artificial Neurological Sensory-Memory System Based on Flexible Carbon Nanotube Synaptic Transistor," ACS Nano, vol.15, no.9, pp.14587-14597, 2021. DOI: 10.1021/acsnano.1c04298
- M. A. Zamzami et al., "Carbon nanotube field-effect transistor (CNT-FET)-based biosensor for rapid detection of SARS-CoV-2 (COVID-19) surface spike protein S1," Bioelectrochemistry, vol.143, 2022. DOI: 10.1016/j.bioelechem.2021.107982
- K. R. Jinkins et al., "Aligned 2D carbon nanotube liquid crystals for wafer-scale electronics," Science Advances, vol.7, no.37, 2021. DOI: 10.1126/sciadv.abh0640
- J. Deng et al., "A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application-Part I: Model of the Intrinsic Channel Region," IEEE Transactions on Electron Devices, vol.54, no.12., pp.3186-3194, 2007. DOI: 10.1109/TED.2007.909030
- J. Deng and H.-S. P. Wong, "A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application-Part II: Full Device Model and Circuit Performance Benchmarking," IEEE Transactions on Electron Devices, vol.54, no.12, pp.3195-3205, 2007. DOI: 10.1109/TED.2007.909043
- Nishant Patil, et al., "Design Methods for Misaligned and Mispositioned Carbon Nanotube Immune Circuits," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol.27, no.10, pp.1725-1736, 2008. DOI: 10.1109/TCAD.2008.2003278
- B. R. Muthu et al., "Design and Analysis of Soft Error Rate in FET/CNTFET Based Radiation Hardened SRAM Cell," Sensors, vol.22, no.1, 2021. DOI: 10.3390/s22010033
- D. Xu et al., "Taming Process Variations in CNFET for Efficient Last-Level Cache Design," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.1-14, 2021. DOI: 10.48550/arXiv.2108.05023
- D. Kim et al., "An SRAM Compiler for Monolithic-3-D Integrated Circuit With Carbon Nanotube Transistors," IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, vol.7, no.2. pp.106-114, 2021. DOI: 10.1109/JXCDC.2021.3120715
- A. Darabi et al., "Newly energy efficient SRAM bit-cell using GAA CNT-GDI method with asymmetrical write and built-in read-assist schemes for QR code-based multimedia applications," Microelectronics Journal, vol. 114., 2021. DOI: 10.1016/j.mejo.2021.105117
- G. Cho, "A Study on the Circuit Design Method of CNTFET SRAM Considering Carbon Nanotube Density," Journal of IKEEE, vol.25, no.3, pp.473-478, 2021. DOI: 10.7471/ikeee.2021.25.3.473
- CNFET Models. https://nano.stanford.edu/stanford-cnfet-model