과제정보
This research was supported by the HRD Program for the Industrial Innovation Program (P0017011) through the KIAT funded by the MOTIE and the Basic Science Research Program (2020R1I1A3071634) through the NRF funded by the Ministry of Education, Korea. Authors would like to thank the IC Design Education Center in Korea for supporting the EDA tools.
참고문헌
- Jessie Shen, "Samsung develops wide I/O mobile DRAM for smartphones, tablets," https://www.digitimes.com/news/a20110222PR200.html
- JEDEC, "LOW POWER DOUBLE DATA RATE 2 (LPDDR2)," https://www.jedec.org/
- A. Bakshi, et. al., "ASIC implementation of DDR SDRAM Memory Controller," IEEE International Conference ON Emerging Trends in Computing, Communication and Nanotechnology (ICECCN), pp.74-78, 2013. DOI: 10.1109/ICE-CCN.2013.6528467
- M. Bazes, "Two novel fully complementary self-biased CMOS differential amplifiers," IEEE Journal of Solid-State Circuits, vol.26, no.2, pp.165-168, 1991. DOI: .1109/4.68134 1109/4.68134
- Churoo Park et al., "A 512-mb DDR3 SDRAM prototype with C/sub IO/ minimization and self-calibration techniques," IEEE Journal of Solid-State Circuits, vol.41, no.4, pp.831-838, 2006. DOI: 10.1109/JSSC.2006.870808