ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지
DOI QR코드

DOI QR Code

Power analysis attack resilient block cipher implementation based on 1-of-4 data encoding

  • Received : 2020.06.02
  • Accepted : 2020.10.22
  • Published : 2021.08.01
Download PDF
⟨ Previous Next ⟩

Abstract

Side-channel attacks pose an inevitable challenge to the implementation of cryptographic algorithms, and it is important to mitigate them. This work identifies a novel data encoding technique based on 1-of-4 codes to resist differential power analysis attacks, which is the most investigated category of side-channel attacks. The four code words of the 1-of-4 codes, namely (0001, 0010, 1000, and 0100), are split into two sets: set-0 and set-1. Using a select signal, the data processed in hardware is switched between the two encoding sets alternately such that the Hamming weight and Hamming distance are equalized. As a case study, the proposed technique is validated for the NIST standard AES-128 cipher. The proposed technique resists differential power analysis performed using statistical methods, namely correlation, mutual information, difference of means, and Welch's t-test based on the Hamming weight and distance models. The experimental results show that the proposed countermeasure has an area overhead of 2.3× with no performance degradation comparatively.

Keywords

Acknowledgement

This work was supported by the Visvesvaraya PhD Scheme of Ministry of Electronics and Information Technology (MeitY), Government of India (MEITY-PHD-1905). This work was also supported by Special Manpower Development Programme for Chips to System Design (SMDP-C2SD) project sponsored by the Department of Electronics and Information Technology (DeitY), Government of India.

References

  1. P. Fips, Advanced encryption standard (AES), National Institute of Standards and Technology, US Department of Commerce, Gaithersburg, MD, 2001.
  2. F. Regazzoni, Y. Wang, and F.-X. Standaert, FPGA implementations of the AES masked against power analysis attacks, in Proc. Constr. Side-Channel Anal. Secur. Des. 2011, pp. 56-66.
  3. J.-S. Coron, J. Grossschadl, and P. Kumar Vadnala, Secure conversion between boolean and arithmetic masking of any order, in Proc. Int. Workshop Cryptogr. Hardware Embed. Syst. (Busan, South Korea), Sept. 2014, 188-205.
  4. A.-T. Hoang and T. Fujino, Intra-masking dual-rail memory on LUT implementation for SCA-resistant AES on FPGA, ACM Trans, Reconfig. Tech. Syst. 7 (2014), 1-19.
  5. M. Masoumi, A highly efficient and secure hardware implementation of the advanced encryption standard, J. Inf. Sec. App. 48 (2019), 102371. https://doi.org/10.1016/j.jisa.2019.102371
  6. S. Bhasin et al., Exploiting FPGA block memories for protected cryptographic implementations, ACM Trans. Reconfig. Tech. Sys. 8 (2015), 1-16. https://doi.org/10.1145/2629552
  7. K. Tiri and I. Verbauwhede, A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation, in Proc. Design, Autom. Test Europe Conf. Expo. (Paris, France), Feb. 2004, pp. 246-251.
  8. X. Fang et al., Balance power leakage to fight against side-channel analysis at gate level in FPGAs, in Proc. IEEE Int. Conf. Application-specific Syst., Archit. Processors (ASAP), (Toronto, ON, Canada), July 2015, pp. 154-155.
  9. D. Bellizia et al., SC-DDPL: A novel standard-cell based approach for counteracting power analysis attacks in the presence of unbalanced routing, IEEE Trans. Circuits Sys. Reg. Pap. 67 (2020), 2317-2330. https://doi.org/10.1109/TCSI.2020.2979831
  10. F. Burns et al, Security evaluation of balanced 1-of-n circuits, IEEE Trans. Very Large Scale Integ. Sys. 19 (2010), no. 11, 2135-2139. https://doi.org/10.1109/TVLSI.2010.2064793
  11. X. Li et al., Energy-efficient side-channel attack countermeasure with awareness and hybrid configuration based on it, IEEE Trans. Very Large Scale Integ. Syst. 25 (2017), 3355-3368. https://doi.org/10.1109/TVLSI.2017.2752212
  12. S. Nikova, C. Rechberger, and V. Rijmen, Threshold implementations against side-channel attacks and glitches, in Proc. Int. Conf. Inform. Commun. Sec. (Raleigh, NC, USA), Dec. 2006, pp. 529-545.
  13. T. De Cnudde et al., Masking AES with d+1 shares in hardware, in Proc. Int. Conf. Cryptogr. Hardware Embed. Syst. (Santa Barbara, CA, USA), Aug. 2016, pp. 194-212.
  14. B. Bilgin et al., Tradeoffs for threshold implementations illustrated on AES, IEEE Trans. Comput. Aid Des. Integr. Circ. Syst. 34 (2015), 1188-1200. https://doi.org/10.1109/TCAD.2015.2419623
  15. R. Ueno, N. Homma, and T. Aoki, Toward more efficient DPA-resistant AES hardware architecture based on threshold implementation, in Proc. Int. Workshop Constr. Side-Channel Anal. Secur. Des. (Paris, France), Apr. 2017, pp. 50-64.
  16. A. Mosenia and N. K. Jha, A comprehensive study of security of internet-of-things, IEEE Trans. Em. Top. Comp. 5 (2016), 586-602. https://doi.org/10.1109/TETC.2016.2606384
  17. D. Jayasinghe et al., Quadseal: Quadruple algorithmic symmetrizing countermeasure against power based side-channel attacks, in Proc. Int. Conf. Compilers, Archit. Synth. Embed. Syst. (CASES), (Amsterdam, Netherlands), Oct. 2015, pp. 21-30.
  18. D. Jayasinghe, A. Ignjatovic, and S. Parameswaran, NORA: Algorithmic balancing without pre-charge to thwart power analysis attacks, in Proc. Int. Conf. VLSI Des. Embed. Sys. (Hyderabad, India), Jan. 2017, pp. 167-172.
  19. P. Hoogvorst, J.-L. Danger, and G. Duc, Software implementation of dual-rail representation, in Proc. COSADE, (Darmstadt, Germany), 2011.
  20. C. Chen et al., Balanced encoding to mitigate power analysis: A case study, in Proc. Int. Conf. Smart Card Res. Adv. Appl. (Montpellier, France), 2014, pp. 49-63.
  21. V. Servant et al., Study of a novel software constant weight implementation, in Smart Card Research and Advanced Applications, Springer, vol. 8968, Paris, France, Mar. 2014, pp. 35-48.
  22. Y.-S. Won et al., Security of constant weight countermeasures, ETRI J. 39 (2017), 417-427. https://doi.org/10.4218/etrij.17.0116.0876
  23. M. S. Pour and M. Salmasizadeh, A new CPA resistant software implementation for symmetric ciphers with smoothed power consumption: SIMON case study, ISC Int. J. Inform. Sec. 9 (2017), 119-130.
  24. D. Mukhopadhyay and R. S. Chakraborty, Hardware security: Design, threats, and safeguards, CRC Press, Boca Raton, FL, 2014.
  25. S. Shanthi Rekha and P. Saravanan, Low-cost AES-128 implementation for edge devices in IoT applications, J. Circuits, Syst. Comp. 28 (2019), 19500621-195006224.