Acknowledgement
This work was supported by Seokyeong University in 2020.
References
- Ahmad Lashgar, A. Baniasadi, & A. Khonsari. "Investigating Warp Size Impact in GPUs," Computer Science, 2012. ArXiv:1205.4967.
- Gaurav Mitra, Andrew Haigh, Luke Angove, Anish Varghese, "Experiences Using Tegra K1 and X1 for Highly Energy Efficient Computing," GTC 2016, 2016. DOI: 10.1109/HPCSim.2016.7568401
- Kwan Ho Lee, Chi Yong Kim, "A Design of a High Performance Stream Processor without Superscalar Architecture," J.inst.Korean. electr. electron.eng, Vol.21, No.1, pp.77-80, 2017. DOI: 10.7471/ikeee.2017.21.1.77
- Kwan Ho Lee, Chi Yong Kim, "Thread Distribution Method of GP-GPU for Accelerating Parallel Algorithms," J.inst.Korean. electr. electron. eng, Vol.21, No.1, pp.92-95, 2017. DOI: 10.7471/ikeee.2017.21.1.92
- Wilson W. L. Fung, Ivan Sham, George Yuan, Tor M., "DynamicWarp Formation and Scheduling for Efficient GPU Control Flow," 40th Annual IEEE/ACM International Symposium(MICRO 2007), pp.407-420, 2007. DOI: 10.1109/MICRO.2007.30
- Kwang Yeob Lee, "Implementation of a Memory Operation System Architecture for Memory Latency Penalty Reduction in SIMT Based Stream Processor," J.inst.Korean. electr. electron.eng, Vol.18, No.3, pp.392-397, 2014. DOI: 10.7471/ikeee.2014.18.3.392
- M. Garland, S. Le Grand, J. Nickolls, J. Anderson, J. Hardwick, S. Morton, E. Phillips, Y. Zhang, and V. Volkov, "Parallel computing experiences with CUDA," IEEE Micro, Vol.28, no.4, pp.13-27, 2008. DOI: 10.1109/MM.2008.57