Acknowledgement
This study was supported by the Research Program funded by the SeoulTech(Seoul National University of Science and Technology).
References
- X. Yang, J. S. Lee, and H. K. Jung, "Fault Diagnosis Management Model using Machine Learning," Journal of Information and Communication Convergence Engineering (JICCE), vol. 17, no. 2, pp. 128-134, 2019. DOI: 10.6109/jicce.2019.17.2.128
- J. Y. Kim, S. H. Park, and Y. S. Suh, "Maximum Current Estimation Method for the Backup of Current Sensor Faults," Journal of Information and Communication Convergence Engineering, vol. 18, no. 3, pp. 201-206, 2020. DOI: 10.6109/jicce.2020.18.3.201.
- A. Chatzidimitriou, G. Papadimitriou, C. Gavanas, G. Katsoridas, and D. Gizopoulos, "Multi-Bit Upsets Vulnerability Analysis of Modern Microprocessors," 2019 IEEE International Symposium on Workload Characterization (IISWC), pp. 119-130, 2019. DOI: 10.1109/IISWC47752.2019.9042036.
- M. Kaliorakis, D. Gizopoulos, R. Canal, and A. Gonzalez, "MeRLiN: Exploiting dynamic instruction behavior for fast and accurate microarchitecture level reliability assessment," 44th Annual International Symposium on Computer Architecture (ISCA), pp. 241-254, 2017. DOI: 10.1145/3079856.3080225.
- V. Pouget, D. Lewis, and P. Fouillat, "Time-Resolved Scanning of Integrated Circuits with a Pulsed Laser: Application to Transient Fault Injection in an ADC," IEEE Transactions on Instrumentation and Measurement, vol. 53, no. 4, pp. 1227-1231, 2004. DOI: 10.1109/TIM.2004.831488.
- R. J. Martinez, P. J. Gil, G. Martin, C. Perez, and J. J. Serrano, "Experimental Validation of High-Speed Fault-Tolerant Systems Using Physical Fault Injection," Dependable Computing for Critical Applications 7 (DCCA 7), pp. 249-265, 1999. DOI: 10.1109/DCFTS.1999.814299.
- H. Ziade, R. Ayoubi, and R. Velazco, "A Survey on Fault Injection Techniques," The International Arab Journal of Information Technology, vol. 1, no. 2, pp. 171-186, July 2004.
- N. Wulf, G. Cieslewski, A. Gordon-Ross, and A. D. George, "SCIPS: An Emulation Methodology for Fault Injection in Processor Caches," IEEE Aerospace Conference, pp. 1-9, 2011. DOI: 10.1109/AERO.2011.5747450.
- R. Natella, D. Cotroneo, J. A. Duraes, and H. S. Madeira, "On Fault Representativeness of Software Fault Injection," IEEE Transactions on Software Engineering, vol. 39, no. 1, pp. 80-96, 2013. DOI: 10.1109/TSE.2011.124
- M. Portela-Garcia, C. Lopez-Ongil, M. G. Valderas, and L. Entrena, "Fault Injection in Modern Microprocessors Using On-Chip Debugging Infrastructures," IEEE Transactions on Dependable and Secure Computing, vol. 8, no. 2, pp. 308-314, 2011. DOI: 10.1109/TDSC.2010.50
- L. Entrena, M. Garcia-Valderas, R. Fernandez-Cardenal, A. Lindoso, M. Portela Garcia, and C. Lopez-Ongil, "Soft Error Sensitivity Evaluation of Microprocessors by Multilevel Emulation-Based Fault Injection," IEEE Transactions on Computers, vol. 61, no. 3, pp. 313-322, 2012. DOI: 10.1109/TC.2010.262.
- J. Xu and P. Xu, "The Research of Memory Fault Simulation and Fault Injection Method for BIT Software Test," 2012 Second Instrumentation, Measurement, Computer, Communication and Control (IMCCC), pp. 718-722, 2012. DOI: 10.1109/IMCCC.2012.174.
- D. Lee and J. Na, "A Novel Simulation Fault Injection Method for Dependability Analysis," IEEE Design & Test of Computers, vol. 26, no. 6, pp. 50-61, 2009. DOI: 10.1109/MDT.2009.135.
Cited by
- An FPGA-Based ECU for Remote Reconfiguration in Automotive Systems vol.12, pp.11, 2021, https://doi.org/10.3390/mi12111309