International Journal of Computer Science & Network Security

International Journal of Computer Science & Network Security (국제컴퓨터통신보호논문지학회)
권호 표지
DOI QR코드

DOI QR Code

Multi-Objective Pareto Optimization of Parallel Synthesis of Embedded Computer Systems

  • Received : 2021.03.05
  • Published : 2021.03.30
Download PDF
⟨ Previous Next ⟩

Abstract

The paper presents problems of optimization of the synthesis of embedded systems, in particular Pareto optimization. The model of such a system for its design for high-level of abstract is based on the classic approach known from the theory of task scheduling, but it is significantly extended, among others, by the characteristics of tasks and resources as well as additional criteria of optimal system in scope structure and operation. The metaheuristic algorithm operating according to this model introduces a new approach to system synthesis, in which parallelism of task scheduling and resources partition is applied. An algorithm based on a genetic approach with simulated annealing and Boltzmann tournaments, avoids local minima and generates optimized solutions. Such a synthesis is based on the implementation of task scheduling, resources identification and partition, allocation of tasks and resources and ultimately on the optimization of the designed system in accordance with the optimization criteria regarding cost of implementation, execution speed of processes and energy consumption by the system during operation. This paper presents examples and results for multi-criteria optimization, based on calculations for specifying non-dominated solutions and indicating a subset of Pareto solutions in the space of all solutions.

Keywords

References

  1. Drabowski, M.: Modification of concurrent design of hardware and software for embedded systems - a synergistic approach. In: Grzech, A., Swiatek, J., Wilimowska, Z., Borzemski, L. (eds.), Information Systems Architecture and Technology: proceedings of 37th International Conference on Information Systems Architecture and Technology - ISAT 2016, vol. 522, pp. 3-13, Springer, Heidelberg, (2017).
  2. Drabowski, M., Kielkowicz, K.: A hybrid genetic algorithm for hardware-software synthesis of heterogeneous parallel embedded systems. In: Swiatek, J., Borzemski, L., Wilimowska, Z. (eds.), Information Systems Architecture and Technology: proceedings of 38th International Conference on Information Systems Architecture and Technology - ISAT 2017, vol. 656, pp. 331-343, Springer, Heidelberg, (2018).
  3. Blazewicz J., Ecker K., Pesch E., Schmidt G., Sterna M., Weglarz J., Handbook on Scheduling. From A Theory to Practice, Springer Verlag, Berlin, New York, 2019.
  4. Blazewicz J., Ecker K., Plateau B., Trystram D., Handbook on Parallel and Distributed Processing, Springer-Verlag Berlin, Heidelberg, (2000).
  5. Blazewicz J., Drabowski M., Weglarz J.: Scheduling independent 2-processor tasks to minimize schedule length, Inform. Process. Lett. 18, 267-273, 1984. https://doi.org/10.1016/0020-0190(84)90006-1
  6. Blazewicz J., Drabowski M., Weglarz J.: Scheduling multiprocessor tasks to minimize schedule length, IEEE Transactions on Computers, 35(5), 389-393, (1986). https://doi.org/10.1109/TC.1986.1676781
  7. Lee C.Y.: Machine scheduling with availably constraints. In Leung J.Y.T. Handbook of Scheduling, CRC Press, 22.1-22.13, (2004).
  8. Elburi A., Azizi N., Zolfaghri S., A comparative study of a new heuristic based on adaptive memory programming and simulated annealing: The case of job shop scheduling, European J. Oper. Res. 177, 1894-1910, (2007). https://doi.org/10.1016/j.ejor.2005.12.013
  9. Saha D., Mitra R.S., Basu A.: Hardware Software Partitioning using Genetic Algorithm, Proc. of the Int. Conference on VLSI Design, 155-160, (1997).
  10. Dick R. P., Jha N. K.: MOGAC: A Multiobjective Genetic Algorithm for the Cosynthesis of Hardware-Software Embedded Systems, Proc. of the Int. Conference on Computer Aided Design, 522-529, (1997).
  11. Dick R. P., Jha N. K.: MOGAC: A Multiobjective Genetic Algorithm for Hardware-Software Cosynthesis of Hierarchical Heterogeneous Distributed Embedded Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 10, 920 - 935, (1998). https://doi.org/10.1109/43.728914
  12. Ziegenbein D., Richter K., Ernst R., Thiele L.: Teich J., SPI - A System Model for Heterogeneously Specified Embedded Systems, IEEE Trans. on VLSI Systems, Vol. 10, No. 4, 379-389, (2002). https://doi.org/10.1109/TVLSI.2002.807767
  13. Yhang Z., Dick R. Chakrabarty A.: Energy-aware deterministic fault tolerance in distributed real-time embedded systems, 41st Proc. Design Automation Conf., Anaheim, California, 550-555, (2004).
  14. Schmitz M.T., Al.-Hashimi B.M., Eles P.: Energy-Efficient Mapping and Scheduling for DVS Enabled Distributed Embedded Systems, Proc. of the Design Automation and Test in Europe Conference, 514-521, (2002).
  15. Pricopi, M., Mitra, T.: Task scheduling on adaptive multi-core. IEEE Transactions on Computers C-59, pp. 167-173, (2014).
  16. Agraval, T.K., Sahu, A., Ghose, M., Sharma, R.: Scheduling chained multiprocessor tasks onto large multiprocessor system. Computing, 99 (10), pp. 1007-1028, (2017). https://doi.org/10.1007/s00607-017-0543-z
  17. http://www.kasahara.elec.waseda.ac.jp/schedule/.
  18. Montgomery J., Fayad C., Petrovic S., Solution representation for job shop scheduling problems in ant colony optimization, LNCS 4150, 484-491, (2006).
  19. Drabowski, M.: Boltzmann Tournaments in Evolutionary Algorithm for CAD of Complex Systems with Higher Degree of Dependability, In: Zamojski Wojciech, Mazurkiewicz Jacek, Sugier Jaroslaw, Walkowiak Tomasz, Kacprzyk Janusz (eds.), Advances in Intelligent Systems and Computing, Theory and Engineering of Complex Systems and Dependability: Proceedings of the Tenth International Conference on Dependability and Complex Systems DepCos-RELCOMEX- 2015, vol. 365, pp. 141-152, Springer, Heidelberg, (2015).