참고문헌
- S. M. Sait, H. Youssef, VLSI Physical Design Automation Theory and Practice, World Scientific Publishing, 2001.
- Naveed A. Sherwani, Algorithms for VLSI Physical Design Automation. 3rd Edition, Kluwer Academic Publishers, 2001.
- F.Y. Young, D.F. Wong, Hannah H. Yang, "ON Extending Slicing Floorplan to Handle L/T-Shaped Modules and Abutment constraints," IEEE Transaction on Computer-Aided Design, 2001, pp. 800-807.
- Y.Saab and V.Rao. "Stochastic evolution: A fast effective heuristic for some generic layout problems," 17th ACM/IEEE Design Automation Conference, 1990, pp. 26-31.
- S. M. Sait, H. Youssef, Iterative Computer Algorithms with Applications in Engineering, Computer Society, 1999.
- S. kirkpatrick, C. D. Gelatt and M. P. Vecchi. "Optimization by Simulated Annealing," Science, Vol.220, No.4598, 1983, pp.671-680. https://doi.org/10.1126/science.220.4598.671
- K.Shahookar and P.Mazumder. "VLSI cell placement techniques," ACM Computing Surveys, Vol.23, No.2, 1991, pp.143-220. https://doi.org/10.1145/103724.103725
- S. M. Sait, H. Youssef, Iterative Computer Algorithms with Applications in Engineering, Computer Society, 1999.
- Back, T., Evolutionary Algorithms in Theory and Practice, Oxford University Press, New Your, 1996
- Z. Michalewicz, Genetic Algorithm + Data Structures = Evolution Programs, Third, Revised and Extended Edition, Springer, 1992.
- M. Gen, M. Cheng, Genetic Algorithms and Engineering Design, Wiley, New Your, 1997.
- M. Gen, R. Cheng, Genetic Algorithms and Engineering Optimization, Wiley-Interscience publication, 2000.
- 김현기, 송호정, 이범근, "4-레이어 채널 배선 유전자 알고리즘," 전자공학회논문지IE, Vol.42, No.1, 2005, pp.1-6.
- D.F.Wong and C.L.Liu. "A new algorithm for floorplanning design," Proc. of the 23rd DAC, 1986. pp.101-107.
- H.Murata, K.Fujiyoshi, S.Nakatake, and Y.Kajitani. "VLSI module placement based on rectangle-packing by the sequence-pair," IEEE Transactions on CAD, Vol.15, 1996, pp.1518-1524. https://doi.org/10.1109/43.552084
- G.Vijayan and R.Tsay. "A new method for floorplanning using topological constraint reduction," IEEE Transactions on CAD, Vol.10, No.12, 1991, pp.1494-1501. https://doi.org/10.1109/43.103499
- C.Sechen and A.L.Sangiovanni-Vincentelli. Timberwolf3.2: "A new standard cell placement and global routing package," Proceedings of 23rd Design Automation Conference, 1986, pp.432-439.