The Journal of Korea Institute of Information, Electronics, and Communication Technology (한국정보전자통신기술학회논문지)

Korea Information Electronic Communication Technology (한국정보전자통신기술학회)
권호 표지
DOI QR코드

DOI QR Code

A Single-Bit 2nd-Order Delta-Sigma Modulator with 10-㎛ Column-Pitch for a Low Noise CMOS Image Sensor

저잡음 CMOS 이미지 센서를 위한 10㎛ 컬럼 폭을 가지는 단일 비트 2차 델타 시그마 모듈레이터

  • Kwon, Min-Woo (R&D Center, Leo LSI) ;
  • Cheon, Jimin (School of Electronic Engineering, Kumoh National Institute of Technology)
  • Received : 2020.01.14
  • Accepted : 2020.01.30
  • Published : 2020.02.28
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a single-bit 2nd-order delta-sigma modulator with the architecture of cascaded-of-integrator feedforward (CIFF) is proposed for column-parallel analog-to-digital converter (ADC) array used in a low noise CMOS image sensor. The proposed modulator implements two switched capacitor integrators and a single-bit comparator within only 10-㎛ column-pitch for column-parallel ADC array. Also, peripheral circuits for driving all column modulators include a non-overlapping clock generator and a bias circuit. The proposed delta-sigma modulator has been implemented in a 110-nm CMOS process. It achieves 88.1-dB signal-to-noise-and-distortion ratio (SNDR), 88.6-dB spurious-free dynamic range (SFDR), and 14.3-bit effective-number-of-bits (ENOB) with an oversampling ratio (OSR) of 418 for 12-kHz bandwidth. The area and power consumption of the delta-sigma modulator are 970×10 ㎛2 and 248 ㎼, respectively.

본 논문에서는 polymerase chain reaction (PCR) 응용에 적합한 저잡음 CMOS 이미지 센서에 사용되는 컬럼-패러럴 analog-to-digital converter (ADC) 어레이를 위한 cascaded-of-integrator feedforward (CIFF) 구조의 단일 비트 2차 델타-시그마 모듈레이터를 제안하였다. 제안된 모듈레이터는 CMOS 이미지 센서에 입사된 빛의 신호에 해당하는 픽셀 출력 전압을 디지털 신호로 변환시키는 컬럼-패러럴 ADC 어레이를 위해 하나의 픽셀 폭과 동일한 10㎛ 컬럼 폭 내에 2개의 스위치드 커패시터 적분기와 단일 비트 비교기로 구현하였다. 또한, 모든 컬럼의 모듈레이터를 동시에 구동하기 위한 주변 회로인 비중첩 클록 발생기 및 바이어스 회로를 구성하였다. 제안된 델타-시그마 모듈레이터는 110nm CMOS 공정으로 구현하였으며 12kHz 대역폭에 대해 418의 oversampling ratio (OSR)로 88.1dB의 signal-to-noise-and-distortion ratio (SNDR), 88.6dB의 spurious-free dynamic range (SFDR) 및 14.3비트의 effective-number-of-bits (ENOB)을 달성하였다. 델타 시그마 모듈레이터의 면적 및 전력 소비는 각각 970×10 ㎛2 및 248㎼이다.

Keywords

References

  1. C. Zhang and D. Xing, "Miniaturized PCR Chips for Nucleic Acid Amplification and Analysis: Latest Advances and Future Trends", Nucleic Acids Res. , vol. 35, no. 13, 2007.
  2. A. Hassibi, "CMOS Biochips for Point-of-care Molecular Diagnostics", Hot Chips, 2014.
  3. A. Hassibi, R. Singh, A. Manickam, R. Sinha, B. Kuimelis, S. Bolouki, P. Naraghi-Arani, K. Johnson, M. McDermott, N. Wood, P. Savalia, and N. Gamini, "A fully integrated CMOS fluorescence biochip for multiplex polymerase chain-reaction (PCR) processes", Proc. IEEE Int. Solid-State Circuits Conf., pp. 68-69, 2017.
  4. H. Eltoukhy, K. Salama, and A. Gamal, "A $0.18-{\mu}m$ CMOS Bioluminescence Detection Lab-on-Chip", IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 651-662, Mar. 2006. https://doi.org/10.1109/JSSC.2006.869785
  5. S. Pavan, R. Schreier, and G. C. Temes, Understanding Delta-Sigma Data Converters, NJ, Piscataway:IEEE Press/Wiley, 2017.
  6. Y. Chae, J. Cheon, S. Lim, M. Kwon, K. Yoo, W. Jung, D.-H. Lee, S. Ham, G. Han, "A 2.1 Mpixel 120 frame/s CMOS image sensor with column-parallel ${\Delta}{\Sigma}$ ADC architecture", IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 236-247, Jan. 2011. https://doi.org/10.1109/JSSC.2010.2085910
  7. K. Nam, S-M, Lee, D. K. Su and B. A. Wooley, "A low-voltage low-power sigma-delta modulator for broadband analog-to-digital conversion", IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1855-1864, Sep. 2005. https://doi.org/10.1109/JSSC.2005.852161
  8. G. Ahn, D. Chang, M. Brown, N. Ozaki, H. Youra, K. Yamamura, K. Hamashita, K. Takasuka, G. C. Temes and U. Moon, "A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators", IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2398-2407, Dec. 2005. https://doi.org/10.1109/JSSC.2005.856286
  9. Y. Chae, I. Lee, and G. Han, "A 0.7 V $36{\mu}$W 85 dB DR Audio ${\Delta}{\Sigma}$ Modulator Using Class-C Inverter", Proc. IEEE Int. Solid-State Circuits Conf., pp. 490-491, 2008.
  10. J. M. de la Rosa, R. del Rio, CMOS Sigma-Delta Converters: Practical Design Guide, NJ, Hoboken:Wiley-IEEE Press, 2013.
  11. J. Roh, S. Byun, Y. Choi, H. Roh, Y.-G. Kim, and J.-K. Kee, "A 0.9-V $60-{\mu}W$ 1-bit fourth-order delta-sigma modulator with 83-dB dynamic range", IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 361-370, Feb. 2008. https://doi.org/10.1109/JSSC.2007.914266
  12. D. A. Johns and K. Martin, Analog Integrated Circuit Design, New York:Wiley, 1997.
  13. Y. Geerts, M. Steyaert, and W. Sansen, Design of Multi-Bit Delta-Sigma A/D Converters, MA, Norwell:Kluwer, 2002.
  14. R. J. Baker, CMOS Mixed-Signal Circuit Design, New York:IEEE Press, 2002.
  15. R. Schreier, J. Silva, J. Steensgaard, and G. C. Temes, "Design-oriented estimation of thermal noise in switched-capacitor circuits", IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 52, no. 11, pp. 2358-2368, Nov. 2005. https://doi.org/10.1109/TCSI.2005.853909