한국컴퓨터정보학회논문지 (Journal of the Korea Society of Computer and Information)

  • 제25권2호
  • /
  • Pages.21-29
  • /
  • 2020
  • /
  • 1598-849X(pISSN)
  • /
  • 2383-9945(eISSN)
한국컴퓨터정보학회 (Korean Society of Computer Information)
권호 표지
DOI QR코드

DOI QR Code

CPWL : Clock and Page Weight based Disk Buffer Management Policy for Flash Memory Systems

  • 투고 : 2019.12.24
  • 심사 : 2020.01.17
  • 발행 : 2020.02.28
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

IT 산업 환경에서 모바일 데이터의 수요 증가로 인해 NAND 플래시 메모리의 사용이 지속적으로 증가하고 있다. 하지만, 플래시 메모리의 소거 동작은 긴 대기 시간과 높은 소비 전력을 요구하여 각 셀의 수명을 제한한다. 따라서 쓰기와 삭제 작업을 자주 수행하면 플래시 메모리의 성능과 수명이 단축된다. 이런 문제를 해결하기 위해 디스크 버퍼를 이용, 플래시 메모리에 할당되는 쓰기 및 지우기 연산을 감소시켜 플래시 메모리의 성능을 향상시키는 기술이 연구되고 있다. 본 논문에서는 쓰기 횟수를 최소화하기 위한 CPWL 기법을 제안한다. CPWL 기법은 버퍼 메모리 액세스 패턴에 따라 읽기 및 쓰기 페이지를 나누어 관리한다. 이렇게 나뉜 페이지를 정렬하여 쓰기 횟수를 줄이고 결과적으로 플래시 메모리의 수명을 늘리고 에너지 소비를 감소시킨다.

The use of NAND flash memory is continuously increased with the demand of mobile data in the IT industry environment. However, the erase operations in flash memory require longer latency and higher power consumption, resulting in the limited lifetime for each cell. Therefore, frequent write/erase operations reduce the performance and the lifetime of the flash memory. In order to solve this problem, management techniques for improving the performance of flash based storage by reducing write and erase operations of flash memory with using disk buffers have been studied. In this paper, we propose a CPWL to minimized the number of write operations. It is a disk buffer management that separates read and write pages according to the characteristics of the buffer memory access patterns. This technique increases the lifespan of the flash memory and decreases an energy consumption by reducing the number of writes by arranging pages according to the characteristics of buffer memory access mode of requested pages.

키워드

참고문헌

  1. Lawton, George, "Improved flash memory grows in popularity", Computer, Vol. 39, No. 1, pp. 16-18, 2006. https://doi.org/10.1109/MC.2006.22
  2. M. Lee, J. Kim, and S. Park, "A Recent Trend of Buffer Management based on Database using Next-generation Memory Module," Database Research, KIISE, Vol. 32, No. 1, pp. 31-45, 2016.
  3. K. Zheng, and J. Wang, "Page Weight-Based Buffer Replacement Algorithm for Flash-Based Databases," 2017 International Conference on Computer Technology, Electronics and Communication, pp. 466-470, 2017.
  4. Dong, Xiangyu and Xu, Cong and Xie, Yuan and Jouppi, Norman P, "Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 31, No. 7, pp. 994-1007, 2012. https://doi.org/10.1109/TCAD.2012.2185930
  5. Saxena, Mohit and Swift, Michael M, "FlashVM: Virtual Memory Management on Flash.", USENIX Annual Technical Conference, 2010.
  6. C. Kavar, S, and S. Parmar, "Performance Analysis of LRU Page Replacement Algorithm with Reference to Different Data Structure," International Journal of Engineering Research and Applications, Vol. 3, No. 1, pp. 2070-2076, 2013.
  7. S. Park, D. Jung, J. Kang, J. Kim, and J. Lee, "CFLRU: A Replacement Algorithm for Flash Memory," Proccedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, pp 234-241, 2006.
  8. G. Xu, F. Lin, and Y. Xiao, "CLRU: A New Page Replacement Algorithm for NAND Flash-based Consumer Electronics," IEEE Transactions on Consumer Electronics, Vol. 60, No. 1, pp. 38-44, 2014. https://doi.org/10.1109/TCE.2014.6780923
  9. U. Anwar, J. Paik, R. Jin, and T. Chung, "Log-Buffer Aware Cache Replacement Policy for Flash Storage Devices," IEEE Transactions on Consumer Electronics, Vol. 63, No. 1, pp. 77-84, 2017. https://doi.org/10.1109/TCE.2017.7931973
  10. R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, "Introduction to flash memory," Proceedings of the IEEE, Vol. 91, No. 4, pp. 489-502, 2003. https://doi.org/10.1109/JPROC.2003.811702
  11. H. Kim, and S. Lee, "A New Flash Memory Management for Flash Storage System," Proceedings of Computer Software and Applications Conference, pp.284-289, 1999.
  12. H. Jung, H. Shim, S. Park, S. Kang, and J. Cha, "LRU-WSR: Integration of LRU and Writes Sequence Reordering for Flash Memory," IEEE Transactions on Consumer Electronics, Vol. 54, No. 3, pp. 1215--1223, 2008. https://doi.org/10.1109/TCE.2008.4637609
  13. Y. Yuan, J. Zhang, G. Han, G. Jia, L. Yan and W. Li, "DPW_LRU: An efficient buffer management policy based on dynamic page weight for flash memory in cyber-physical systems," IEEE Access, Vol. 7, pp. 58810-58821, 2019. https://doi.org/10.1109/access.2019.2914231