한국컴퓨터정보학회논문지 (Journal of the Korea Society of Computer and Information)

  • 제24권8호
  • /
  • Pages.9-17
  • /
  • 2019
  • /
  • 1598-849X(pISSN)
  • /
  • 2383-9945(eISSN)
한국컴퓨터정보학회 (Korean Society of Computer Information)
권호 표지
DOI QR코드

DOI QR Code

Block Unit Mapping Technique of NAND Flash Memory Using Variable Offset

  • Lee, Seung-Woo (Dept. of Computer Science, Kyungpook National University) ;
  • Ryu, Kwan-Woo (Dept. of Computer Science, Kyungpook National University)
  • 투고 : 2019.07.29
  • 심사 : 2019.08.26
  • 발행 : 2019.08.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

In this paper, we propose a block mapping technique applicable to NAND flash memory. In order to use the NAND flash memory with the operating system and the file system developed on the basis of the hard disk which is mainly used in the general PC field, it is necessary to use the system software known as the FTL (Flash Translation Layer). FTL overcomes the disadvantage of not being able to overwrite data by using the address mapping table and solves the additional features caused by the physical structure of NAND flash memory. In this paper, we propose a new mapping method based on the block mapping method for efficient use of the NAND flash memory. In the case of the proposed technique, the data modification operation is processed by using a blank page in the existing block without using an additional block for the data modification operation, thereby minimizing the block unit deletion operation in the merging operation. Also, the frequency of occurrence of the sequential write request and random write request Accordingly, by optimally adjusting the ratio of pages for recording data in a block and pages for recording data requested for modification, it is possible to optimize sequential writing and random writing by maximizing the utilization of pages in a block.

키워드

참고문헌

  1. Gartner, https://www.gartner.com/en/newsroom/pressreleases/2017-10-17-gartner-says-worldwide-device-shipments-will-increase-2-percent-in-2018
  2. Sang Oh Park, and Sung Jo Kim, "An efficient file system for large-capacity storage with multiple NAND flash memories," IEEE International Conference on Consumer Electronics (ICCE), March 2011.
  3. Yongju Lee, Hyunwoo Kim, Huijeong Kim, Taeyeong Huh, Sanghyuk Jung, and Yong Ho Song, "Adaptive Mapping Information Management Scheme for High Performance Large Sale Flash Memory Storages," Journal of The Institute of Electronics Engineers of Korea Vol. 50, NO. 3, March 2013
  4. Novotny R, Kadlec J and Kuchta R, "NAND Flash Memory Organization and Operations," JITSE Volume 5 Issue 1, January 2015.
  5. Yoshiki Takai, Mamoru Fukuchi, Reika Kinoshita, Chihiro Matsui, Ken Takeuchi, "Analysis on Heterogeneous SSD Configuration with Quadruple-Level Cell (QLC) NAND Flash Memory," IEEE 11th International Memory Workshop (IMW), June 2019
  6. Yoshiki Takai, Mamoru Fukuchi, Reika Kinoshita, Chihiro Matsui, Ken Takeuchi, "Analysis on Heterogeneous SSD Configuration with Quadruple-Level Cell (QLC) NAND Flash Memory," 2019 IEEE 11th International Memory Workshop (IMW), June 2019.
  7. Feng Chen, Tong Zhang, Xiaodong Zhang, "Software Support Inside and Outside Solid-State Devices for High Performance and High Efficiency," Proceedings of the IEEE, Vol. 105, Issue 9, Sept 2017.
  8. A. Gupta, Y. Kim, and B. Urgaonkar, "DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-Level Address Mappings," Proc. of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, Mar. 2009.
  9. D. Ma, J. Feng, and G. Li, "LazyFTL: A Page-level Flash Translation Layer Optimized for NAND Flash Memory," Proc. of the 2011 ACM SIGMOD International Conference on Management of Data, Jun. 2011.
  10. Jiang, and Song, "S-ftl: An efficient address translation for flash memory by exploiting spatial locality," Mass Storage Systems and Technologies (MSST), IEEE 27th Symposium on. IEEE, July 2011.
  11. J. Kim, J. M. Kim, S. Noh, S. L. Min, and Y. Cho, "A space-efficient flash translation layer for compact flash systems," Consumer Electronics, IEEE Transactions on, vol.48, pp.366-375, May 2002. https://doi.org/10.1109/TCE.2002.1010143
  12. S.-W. Lee, D.-J. Park, T.-S. Chung, D.H. Lee, S. Park, and H.-J. Song, "A log buffer-based flash translation layer using fully-associative sector translation," ACM Trans. Embed. Comput. Syst. vol.6, no.3, p.18, July 2007. https://doi.org/10.1145/1275986.1275990
  13. Dawoon Jung, Jeong-UK Kang, Heeseung Jo, Jin-Soo Kim, Joonwon Lee, "Superblock FTL: A superblock-based flash translation layer with a hybrid address translation scheme." ACM Transactions on Embedded Computing Systems (TECS) TECS Homepage archive Volume 9 Issue 4, March 2010.
  14. Youngjae Kim, Brendan Tauras, Aayush Gupta, Bhuvan Urgaonkar, "FlashSim: A Simulator for NAND Flash-Based Solid-State Drives," IEEE Xplore 09, October 2009.
  15. Giuliano Casale, Stephan Kraft, Diwakar Krishnamurthy, "A Model of Storage I/O Performance Interference in Virtualized Systems," IEEE Xplore 25, July 2011.