DOI QR코드

DOI QR Code

Development of Leakage Current Reduction Method in 3-Level Photovoltaic PCS

3레벨 태양광 PCS에서의 누설전류 저감기법 개발

  • Han, Seongeun (Dept. of Electrical Engineering, Chungnam National University) ;
  • Jo, Jongmin (Dept. of Electrical Engineering, Chungnam National University) ;
  • An, Hyunsung (Dept. of Electrical Engineering, Chungnam National University) ;
  • Cha, Hanju (Dept. of Electrical Engineering, Chungnam National University)
  • Received : 2018.09.18
  • Accepted : 2018.10.26
  • Published : 2019.02.20

Abstract

In this study, a reduction method of leakage current in a three-level photovoltaic power-conditioning system (PCS) is proposed and verified by simulation and experiment. Leakage current generation is analyzed through an equivalent model of the common mode voltage considering a significant parasitic capacitance existing between the photovoltaic array and ground. A leakage current reduction method using pulse-width modulation (PWM) method is also proposed, and a 10-kW three-level photovoltaic PCS simulation and experiment is performed with a $1{\mu}F$ parasitic capacitor based on 100 nF/kW. The proposed method using the PWM method is verified to reduce the leakage current by 73% compared with the conventional PWM method.

Keywords

JRJJC3_2019_v24n1_56_f0001.png 이미지

Fig. 1. Configuration of the 3-phase 3-level NPC-type inverter system.

JRJJC3_2019_v24n1_56_f0002.png 이미지

Fig. 4. Comparison of PWM method.

JRJJC3_2019_v24n1_56_f0003.png 이미지

Fig. 5. PSIM simulation.

JRJJC3_2019_v24n1_56_f0004.png 이미지

Fig. 6. Simulation result for comparison of conventional PWM with proposed PWM.

JRJJC3_2019_v24n1_56_f0005.png 이미지

Fig. 7. Configuration of experiment.

JRJJC3_2019_v24n1_56_f0006.png 이미지

Fig. 8. Experiment result for comparison of conventional PWM with proposed PWM.

JRJJC3_2019_v24n1_56_f0007.png 이미지

Fig. 2. Common mode voltage equivalent circuit.

JRJJC3_2019_v24n1_56_f0008.png 이미지

Fig. 3. Space vector diagram of 3-level inverter.

TABLE I COMMON MODE VOLTAGE ACCORDING TO VOLTAGE VECTOR

JRJJC3_2019_v24n1_56_t0001.png 이미지

TABLE II SYSTEM PARAMETER

JRJJC3_2019_v24n1_56_t0002.png 이미지

References

  1. N. S. Choi, E. C. Lee, and K. S. Ahn, "A carrier-based medium vector PWM strategy for three level inverters in transformerless photovoltaic systems," in Conf. Record on ICPE 2015, Seoul, Korea, Jun. 2015.
  2. J. C. Giaconmini, L. Michels, H. Pinheiro, and C. Rech, "Active damping scheme for leakage current reduction in transformerless three-phase grid-connected PV inverters," IEEE Trans. Power Electronics, Vol. 33, No. 5, May 2018.
  3. J. S. Lee and K. B. Lee, “New modulation techniques for a leakage current reduction and a neutral-point voltage balance in transformerless photovoltaic systems using a three-level inverter,” IEEE Trans. Power Electronics, Vol. 29, No. 15, pp. 1720-1732, Apr. 2014. https://doi.org/10.1109/TPEL.2013.2264954
  4. X. Guo, M. C. Cavalcanti, A. M. Farias, and J. M. Guerrero, “Single-carrier modulation for neutral pointclamped inverters in three-phase transformerless photovoltaic systems,” IEEE Trans. Power Electronics, Vol. 28, No. 6, pp. 2635-2657, Jun. 2013. https://doi.org/10.1109/TPEL.2012.2224138
  5. N. Vazques, M. Rosas, C. Hernandez, and F. Prerez-Pinal, "A new common mode transformerless photovoltaic inverter," IEEE Trans. Industrial Electronics, Vol. 62, No. 10, Oct. 2015
  6. A. Ansari and H. J. Kim, “A simplified SVPWM three level inverters to eliminate leakage currents in transformerless photovoltaic systems,” The Transactions of the Korean Institute of Electrical Engineers, Vol. 65, No. 2, pp. 319-328, Feb. 2016. https://doi.org/10.5370/KIEE.2016.65.2.319
  7. W. Chen, X. Yang, W. Zhang, and X. Song, "Leakage current calculation for PV inverter system based on a parasitic capacitor model," IEEE Trans. Power Electronics, Vol. 31, No. 12, Dec. 2016.
  8. J. C. Giacomini, L. Michels, H. Pinheiro, and C. Rech, "Design methodology of a passive damped modified LCL filter for leakage current reduction in grid-connected transformerless three-phase PV inverters," IET The Institution of Engineering and Technology, Vol. 11, pp. 1769-1777, Oct. 2017.
  9. E. C. Lee, N. S. Choi, and K. S. Ahn, "Overmodulation characteristics of carried based MVPWM for eliminating the leakage currents in three-level inverter," The Transactions of the Korean Institute of Power Electronics, Vol. 20, No. 6, Dec. 2015.