한국전자파학회논문지 (The Journal of Korean Institute of Electromagnetic Engineering and Science)

  • 제29권10호
  • /
  • Pages.773-782
  • /
  • 2018
  • /
  • 1226-3133(pISSN)
  • /
  • 2288-226X(eISSN)
한국전자파학회 (The Korean Institute of Electromagnetic Engineering and Science)
권호 표지
DOI QR코드

DOI QR Code

주파수잠금회로(FLL)를 이용한 VCO의 위상잡음 개선 해석

Analysis of the Phase Noise Improvement of a VCO Using Frequency-Locked Loop

  • Yeom, Kyung-Whan (Department of Radio Science & Engineering, Chungnam National University) ;
  • Lee, Dong-Hyun (Department of Radio Science & Engineering, Chungnam National University)
  • 투고 : 2018.09.17
  • 심사 : 2018.10.10
  • 발행 : 2018.10.31
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

FLL(Frequency-Locked-Loop: 주파수 잠금회로)은 주파수-검출기(frequency detector)를 사용하여 VCO의 위상잡음을 개선하는 부-궤환(negative feedback) 시스템이다. 본 논문은 FLL에 의한 VCO의 위상잡음의 이론적 분석을 새로이 제시하였다. 분석 결과, VCO의 위상잡음은 FLL 루프-대역폭 내에서는 주파수검출기와 루프-필터로 결정된 위상잡음을 좇아가며, 반면 루프-대역폭 밖에서는 VCO의 위상잡음이 그대로 나타나게 된다. 따라서 이론적 분석 결과를 바탕으로 VCO의 위상잡음을 최소화 하는 FLL을 설계할 수 있게 된다. 또한 실험을 통하여 이론적으로 분석된 위상잡음 결과는 검증하였다.

A frequency-locked loop(FLL) is a negative-feedback system that uses a frequency detector to improve the phase noise of a voltage-controlled oscillator(VCO). In this work, a theoretical analysis of the phase noise of a VCO in an FLL is presented. The analysis shows that the phase noise of the VCO follows the phase noise determined by the frequency detector and the loop filter within the FLL loop bandwidth, while the phase noise of the VCO appears outside the loop bandwidth. Therefore, it is possible to design an FLL that minimizes the phase noise of the VCO based on the theoretical analysis results. The theoretical phase noise results were verified through experiments.

키워드

참고문헌

  1. Z. Galani, M. J. Bianchini, R. C. Waterman, R. Dibiase, R. W. Laton, and J. B. Cole, "Analysis and design of a single-resonator GaAs FET oscillator with noise degeneration," IEEE Transactions on Microwave Theory and Techniques, vol. 32, no. 12, pp. 1556-1565, Dec. 1984. https://doi.org/10.1109/TMTT.1984.1132894
  2. Z. Galani, R. A. Campbell, "An overview of frequency synthesizers for radars," IEEE Transactions on Microwave Theory and Techniques, vol. 39, no. 5, pp. 782-790, May 1991. https://doi.org/10.1109/22.79105
  3. E. N. Ivanov, M. E. Tobar, and R. A. Woode, "Ultra-low noise microwave oscillator with advanced phase noise suppression system," IEEE Microwave Guided Wave Letters, vol. 6, no. 9, pp. 312-314, Sep. 1996. https://doi.org/10.1109/75.535829
  4. A. S. Gupta, D. A. Howe, C. Nelson, A. Hati, F. L. Walls, and J. F. Nava, "High spectral purity microwave oscillator: Design using conventional air-dielectric cavity," IEEE Transctions on Ultrasonics Ferroelectrics, and Frequency Control, vol. 52, no. 10, pp. 1225-1230, Oct 2004.
  5. A. Imani, H. Hashemi, "An FBAR/CMOS frequency/ phase discriminator and phase noise reduction system," IEEE Transactions on Microwave Theory and Techniques, vol. 63, no. 5, pp. 1658-1665, May 2015. https://doi.org/10.1109/TMTT.2015.2416239
  6. 김욱래, 이창대, 김용남, 임평순, 이동현, 염경환, "주파수 잠금회로를 이용한 발진기의 위상잡음 개선," 한국전자파학회논문지, 27(7), pp. 635-645, 2016년 7월. https://doi.org/10.5515/KJKIEES.2016.27.7.635
  7. 임평순, 이동현, 염경환, "위상주파수 검출기를 이용한 주파수 잠금회로," 한국전자파학회논문지, 28(7), pp. 540-549, 2017년 7월. https://doi.org/10.5515/KJKIEES.2017.28.7.540
  8. K. W. Yeom, Microwave Circuit Design: A Practical Approach using ADS, New York, Prentice Hall Press, 2015.
  9. D. Barberjee, PLL Performance, Simulation, and Design, 4th ed. Nation Semiconductor, 2006.
  10. 김성태, 염수영, 이동현, 염경환, "공진기의 Q값에 의한 5 GHz FLL의 특성 분석," 2017년도 한국전자파학회 종합학술대회논문집, 27(1), 2017년 11월.
  11. Analog Devices, "AD8137, low cost, low power, differential ADC driver." Available: http://www.analog.com.
  12. Texas Instruments Inc., "LM6152, Dual and quad high speed/low power 75 MHz GBW rail-to-rail I/O operational amplifiers." Available: http://www.ti.com/.
  13. A. Blaum, O. Piloud, G. Scalea, J. Victory, and F. Sischaka, "A new robust on-wafer 1/f noise measurement and characterization system," in ICMTS 2001, Proceedings of the 2001 International Conference on Microelectronic Test Structures, Kobe, Japan, Mar. 2001, pp. 125-130.