DOI QR코드

DOI QR Code

Research Trends of Mixed-Criticality System

중요도 혼재 시스템의 연구 동향 분석

  • Received : 2018.06.29
  • Accepted : 2018.08.27
  • Published : 2018.09.28

Abstract

Due to rapid development of semiconductor technology, embedded systems have been developed from single-functional system to the multi-functional system. The system composed of software that has different criticality level is called Mixed-Criticality System. Currently, the project related to the Mixed-Criticality System is accelerating the efforts to seek the development direction and take technical initiatives led by EU and USA where the related industry has developed, but the movement in Korea is yet insignificant. Therefore, it is urgent to perform the research and project of various basic technologies to occupy the initiative for the related technology and market. In this paper, we analyze the trends of major project researches and developments related to the MCS. First, after defining the definition of the MCS and system model, we analyze the underlying technology constituting the MCS. In addition, we analyze the project trends of each country researching MCS and discuss the future research areas. Through this study, it is possible to grasp the research trends of the world in order to establish the research direction of the MCS and to lay the foundation for the integration into the military system.

최근 하드웨어 성능의 급속한 발전에 따라 임베디드 시스템은 기존의 단순한 기능만을 수행하던 시스템에서 다양한 기능을 수행하는 시스템으로 변모하고 있다. 이와 같이 서로 다른 중요도를 가지는 소프트웨어들로 구성된 시스템을 중요도 혼재 시스템(MCS: Mixed-Criticality System)이라고 한다. 현재 중요도 혼재 시스템 관련 프로젝트는 관련 산업이 발달한 유럽 및 미국의 주도로 발전 방향을 모색하고 기술적인 주도권을 잡기 위한 노력을 가속하고 있으나, 국내에서의 움직임은 미미한 실정이다. 그러므로 이와 관련된 기술 및 시장 주도권 선점을 위한 다양한 기반 기술의 연구 및 프로젝트의 진행이 시급하다. 본 논문에서는 중요도 혼재 시스템 관련 주요 프로젝트의 연구 및 개발 동향을 분석한다. 먼저, 본 논문에서는 중요도 혼재 시스템의 정의 및 시스템 모델에 대해서 정의한 후, 중요도 혼재 시스템을 구성하는 기반 기술을 분석한다. 뿐만 아니라, 이러한 중요도 혼재 시스템을 연구하는 각국의 프로젝트 동향을 분석한 후, 향후 연구 분야를 논의한다. 본 연구를 통해, 중요도 혼재 시스템 분야의 연구 방향성 설정을 위한 세계 각국의 연구 동향 파악이 가능하며, 군사 시스템에의 접목을 위한 기틀을 마련하고자 한다.

Keywords

References

  1. W. Wolf, "Multiprocessor System-on-Chip (MPSoC) Technology," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.27, Issue.10, pp.1701-1713, 2008. https://doi.org/10.1109/TCAD.2008.923415
  2. S. Balacco and C. Rommel, Executive White Paper on Next Generation Embedded Hardware Architectures: Driving Onset of Project Delays, Costs Overruns, and Software Development Challenges, Klocwork Inc., 2010.
  3. S. K. Baruah, H. Li, and L. Stougie, "Towards the Design of Certifiable Mixed-Criticality Systems," In Proc. of the IEEE Real-Time and Embedded Technology and Applications Symposium, pp.13-22, 2010.
  4. A. Burns and R. I. Davis, Mixed Criticality Systems-A Review, Department of Computer Science, University of York, 2015.
  5. R. Ernst and M. Natale, "Mixed Criticality Systems-A History of Misconceptions?," IEEE Design and Test, Vol.33, Issue.5, pp.65-74, 2016. https://doi.org/10.1109/MDAT.2016.2594790
  6. S. K. Baruah, V. Banifaci, G. D'Angelo, L. Haohan, A. Marchetti-Spaccamela, N. Megow, and L. Stougie, "Scheduling Real-Time Mixed-Criticality Jobs," IEEE Transanction on Computers, Vol.61 Issue.8, pp.1140-1152, 2012. https://doi.org/10.1109/TC.2011.142
  7. C. E. Salloum, M. Elshuber, O. Hoftberger, H. Isakovic, and A. Wasicek, "The ACROSS MPSoC-A New Generation of Multi-core Processors Designed for Safety-Critical Embedded Systems," Microprocessors and Microsystems, Vol.37, No.8, pp.1020-1032, 2013. https://doi.org/10.1016/j.micpro.2013.08.002
  8. M. Coppola, Mixed Criticality Systems in the Consumer Market, STm., 2012.
  9. B. Triquet, Mixed Criticality in Avionics, Memorandum, Airbus, 2012.
  10. S. K. Baruah, A. Burns, and R. I. Davis, "Response-Time Analysis for Mixed Criticality Systems," In Proc. of the Real-Time Systems Symposium, pp.34-43, 2011.
  11. Z. Al-bayati, J. Caplan, B. Meyer, and H. Zeng, "A Four-Mode Model for Efficient Fault-Tolerant Mixed-Criticality System," In Proc. of the Design, Automation and Test in Europe Conference and Exhibition, pp.97-102, 2016.
  12. S. K. Baruah and A. Burns, "Achieving Temporal Isolation in Multiprocessor Mixed-Criticality Systems," In Proc. of the International Workshop on Mixed Criticality Systems, pp.15-20, 2014.
  13. E. Armbrust, J. Song, G. Bloom, and G. Parmer, "On Spatial Isolation for Mixed Criticality, Embedded Systems," In Proc. of the International Workshop on Mixed Criticality Systems, pp.21-26, 2014.
  14. S. Baruah, "Schedulability Analysis of Mixed-Criticality Systems with Multiple Frequency Specifications," In Proc. of the International Conference on Embedded Software, Article No.24, 2016.
  15. N. C. Audsley, "On Priority Assignment in Fixed Priority Scheduling," Information Processing Letters, Vol.79, No.1, pp.39-44, 2001. https://doi.org/10.1016/S0020-0190(00)00165-4
  16. S. K. Baruah, A. Burns, and R. I. Davis, "An Extended Fixed Priority Scheme for Mixed Criticality Systems," In Proc. of the Workshop on Real-Time Mixed Criticality Systems, pp.18-24, 2013.
  17. S. Ramanathan and A. Easwaran, "Utilization Difference Based Partitioned Scheduling of Mixed-Criticality Systems," In Proc. of the Design, Automation and Test in Europe Conference and Exhibition, pp.238-243, 2017.
  18. S. K. Baruah and B. Chattopadhyay, "Response-time Analysis of Mixed Criticality Systems with Pessimistic Frequency Specification," In Proc. of the Embedded and Real-Time Computing Systems and Applications, pp.237-246, 2013.
  19. J. Han, X. Tao, D. Zhu, and L. Yang, "Multicore Mixed-Criticality Systems: Partitioned Scheduling and Utilization Bound," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.37, Issue.99, pp.21-24, 2017.
  20. D. Socci, P. Poplavko, S. Bensalem, and M. Bozga, "Mixed Critical Earliest Deadline First," In Proc. of the Euromicro Conference on Real-Time Systems, pp.93-102, 2013.
  21. B. B. Brandenburg, "A Synchronous IPC Protocol for Predictable Access to Shared Resources in Mixed-Criticality Systems," In Proc. of the IEEE Real-Time Systems Symposium, pp.196-206, 2014.
  22. J. Han, X. Tao, D. Zhu, and L. Yang, "Resource Sharing in Multicore Mixed-Criticality Systems: Utilization Bound and Blocking Overhead," IEEE Transactions on Parallel and Distributed Systems, Vol.28, Issue.12, pp.3626-3641, 2017. https://doi.org/10.1109/TPDS.2017.2677442
  23. S. K. Baruah, Mixed Criticality Schedulability Analysis is Highly Intractable, University of North Carolina at Chapel Hill, 2009.
  24. R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaut, P. Puschner, J. Staschulat, and P. Stenstrom, "The Worst-Case Execution-Time Problem-Overview of Methods and Survey of Tools," ACM Transactions on Embedded Computing Systems, Vol.7, No.3, Article No.36, 2008.
  25. I. Wenzel, R. Kimer, B. Rieder, and P. Puschner, "Measurement-based Worst-Case Execution Time Analysis," In Proc. of the IEEE Workshop on Software Technologies for Future Embedded and Ubiquitous Systems, pp.7-10, 2005.
  26. I. Wenzel, R. Kimer, B. Rieder, and P. Puschner, "Measurement-based Timing Analysis," In Proc. of the International Symposium on Leveraging Applications of Formal Methods, Verification and Validation, Vol.17, pp.430-444, 2008.
  27. R. Kirner, P. Puschner, and I. Wenzel, "Measurement-based Worst-case Execution Time Analysis using Automatic Test-data Generation," In Proc. of the IEEE Workshop on Software Technologies for Future Embedded and Ubiquitous Systems, pp.7-10, 2004.
  28. R. Wilhelm, S. Altmeyer, C. Burguiere, D. Grund, J. Herter, J. Reineke, B. Wachter, and S. Wilhelm, "Static Timing Analysis for Hard Real-Time Systems," Verification, Model Checking, and Abstract Interpretation, Vol.5944, pp.3-22, 2010.
  29. D. Maxim, R. Davis, L. Cucu-Grosjean, and A. Easwaran, "Probabilistic Analysis for Mixed Criticality Systems using Fixed Priority Preemptive Scheduling," In Proc. of the International Conference on Real-Time Networks and Systems, pp.237-246, 2017.
  30. Y. Li, R. West, and E. Missimer, "A Virtualized Separation Kernel for Mixed Criticality Systems," In Proc. of the ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments, pp.201-212, 2014.
  31. R. Meurer, M. Ludwich, and A. Frohlich, "Virtualizing Mixed-Criticality Operating Systems," In Proc. of the Brazilian Symposium on Computing Systems Engineering, pp.79-85, 2016.
  32. S. Trujillo, A. Crespo, and A. Alonso, "MultiPARTES: Multicore Virtualization for Mixed-Criticality Systems," In Proc. of the Euromicro Conference on Digital System Design, pp.260-265, 2013.
  33. https://www.mixedcriticalityforum.org
  34. T. Salvador, "European Project Cluster on Mixed-Criticality Systems," In Proc. of the Design, Automation and Test in Europe(DATE) Workshop 3PMCES, 2014.
  35. https://www.dreams-project.eu
  36. R. J. Cazorla, "Proartis: Probabilistically Analyzable Real-time Systems," ACM Transactions on Embedded Computing Systems(TECS) Vol.12, Issue.2s, No.94, 2013.
  37. https://www.proartis-project.eu
  38. D. Robert, "PROXIMA: A Probabilistic Approach to the Timing Behaviour of Mixed-Criticality Systems," Ada User Journal, Vol.35, No.2, pp.118-122, 2014.
  39. https://www.proxima-project.eu
  40. http://www.multipartes.eu
  41. https://www.certainty-project.eu
  42. https://www.contrex.offis.de