한국정보전자통신기술학회논문지 (The Journal of Korea Institute of Information, Electronics, and Communication Technology)

  • 제11권3호
  • /
  • Pages.283-289
  • /
  • 2018
  • /
  • 2005-081X(pISSN)
  • /
  • 2288-9302(eISSN)
한국정보전자통신기술학회 (Korea Information Electronic Communication Technology)
권호 표지
DOI QR코드

DOI QR Code

샘플-홀드 커패시터와 전압제어발진기 신호에 동작하는 피드포워드 루프필터를 가진 단방향 전하펌프를 가진 위상고정루프

A PLL with an Unipolar Charge Pump and a Loop Filter consisting of Sample-Hold Capacitor and FVCO-sampled Feedforward Filter

  • 투고 : 2018.05.08
  • 심사 : 2018.06.11
  • 발행 : 2018.06.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

샘플-홀드 커패시터와 전압제어발진기 신호에 동작하는 피드포워드 루프필터를 가진 단방향 전하펌프를 가진 위상고정루프를 제안하였다. 제안된 위상고정루프는 기존의 2차 RC 필터에 비해서 저항 대신에 스위치와 작은 작은 크기의 커패시터를 사용하여 칩 크기를 줄일 수 있을 뿐만 아니라 전압제어발진기의 위상잡음에 영향을 미치는 ${\Delta}VLPF$의 변화량과, 기준신호 의사잡음에 영향을 미치는 ${\Delta}{\Delta}VLPF$의 변화량을 각각 1/5과 1/6로 줄였다. 제안된 위상고정루프는 1.8V $0.18{\mu}m$ CMOS 공정을 이용하여 시뮬레이션을 통해 위상잡음 특성이 개선된 동작을 확인하였다. 향후 시뮬레이션을 바탕으로 칩을 제작하여 성능을 검정할 계획이다.

A PLL with an unipolar charge pump and a loop filter consisting of sample-hold capacitor and Fvco-sampled feedforward loop filter. The proposed PLL not only reduces the chip area by replacing the resistance to a switch and a small capacitor but also reduces the variation of ${\Delta}VLPF$ and ${\Delta}{\Delta}VLPF$ to 1/6 and 1/5 respectively. The variation of ${\Delta}VLPF$ is related to the phase noise of VCO output and that of ${\Delta}{\Delta}VLPF$ is proportional to reference spurs. It has been simulated and verified with a 1.8V $0.18{\mu}m$ CMOS process and shown a good phase noise characteristics. We plan to fabricate chip based on the simulations and check performance.

키워드

참고문헌

  1. S. Sidiropoulos, D. Liu, J. Kim, G. Wei and M. Horowitz, "Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers," Symposium on VLSI Circuits Digest of Technical Papers, pp. 124-127, 2000.
  2. M.S. Hwang, J. Kim and D.K. Jeong, "Reduction of pump current mismatch in charge-pump PLL," IEE Electronics Lett., vol. 45, no. 3, pp. 135-136, Jan. 2009. https://doi.org/10.1049/el:20092727
  3. Chun-Yi Kuo, Jung-Yu Chang and Shen-Iuan Liu, "A Spur-Reduction Technique for a 5-GHz Frequency Synthesizer," IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 53, no. 3, 526-533, March. 2006. https://doi.org/10.1109/TCSI.2005.858322
  4. Wu-Hsin Chen, Wing-Fai Loke, and Byunghoo Jung, "A 0.5-V, $440-{\mu}W$ Frequency Synthesizer for Implantable Medical Devices," IEEE Journal of Solid-State Circuits, vol. 47, no. 8, pp. 1896-1907, Aug. 2012. https://doi.org/10.1109/JSSC.2012.2196315
  5. Ching-Yuan Yang, Shen-Iuan Liu, "Fast-switching frequency synthesizer with a discriminator-aided phase detector," IEEE Journal of Solid-State Circuits, vol. 35, no. 10, pp. 1445-1452, Oct. 2000. https://doi.org/10.1109/4.871321
  6. Kuo-Hsing Cheng, Wei-Bin Yang Cheng-Ming Ying, "A dual-slope phase frequency detector and charge pump architecture to achieve fast locking of phase-locked loop," IEEE Transactions on Circuits and Systems II, vol. 50, no. 11, pp. 892-896, Nov. 2003. https://doi.org/10.1109/TCSII.2003.819130
  7. H.C. Luong and G. C. T. Leung, Low-Voltage CMOS RF Frequency Synthesizer, 1st ed, Cambridge, 2004
  8. Jaeha Kim, Jeong-Kyoum Kim, Bong-Joon Lee, Namhoon Kim, Deog-Kyoon Jeong and Wonchan Kim, "A 20-GHz Phase-Locked Loop for 40-Gb/s Serializing Transmitter in 0.13-um CMOS," IEEE Journal of Solid-State Circuits, vol.41, no.4, Apr. 2006.