Journal of the Korea Society of Computer and Information (한국컴퓨터정보학회논문지)

Korean Society of Computer Information (한국컴퓨터정보학회)
권호 표지
DOI QR코드

DOI QR Code

Performance Analysis of Adaptive Partition Cache Replacement using Various Monitoring Ratios for Non-volatile Memory Systems

  • Received : 2017.12.04
  • Accepted : 2018.01.15
  • Published : 2018.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose an adaptive partition cache replacement policy and evaluate the performance of our scheme using various monitoring ratios to help lifetime extension of non-volatile main memory systems without performance degradation. The proposal combines conventional LRU (Least Recently Used) replacement policy and Early Eviction Zone (E2Z), which considers a dirty bit as well as LRU bits to select a candidate block. In particular, this paper shows the performance of non-volatile memory using various monitoring ratios and determines optimized monitoring ratio and partition size of E2Z for reducing the number of writebacks using cache hit counter logic and hit predictor. In the experiment evaluation, we showed that 1:128 combination provided the best results of writebacks and runtime, in terms of performance and complexity trade-off relation, and our proposal yielded up to 42% reduction of writebacks, compared with others.

Keywords

References

  1. Yu, Hongliang, and Yuyang Du. "Increasing Endurance and Security of Phase-Change Memory with Multi-Way Wear-Leveling." IEEE Transactions on Computers, Vol. 63, No. 5, pp. 1157-1168, May 2014. https://doi.org/10.1109/TC.2012.292
  2. Qureshi, Moinuddin K., Vijayalakshmi Srinivasan, and Jude A. Rivers. "Scalable high performance main memory system using phase-change memory technology." ACM SIGARCH Computer Architecture News, Vol. 37, No. 3, pp. 24-33, June 2009. https://doi.org/10.1145/1555815.1555760
  3. Qureshi, Moinuddin K., et al. "Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling." Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, pp. 14-23, 2009.
  4. Seong, Nak Hee, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping." ACM SIGARCH computer architecture news, Vol. 38, No. 3, pp. 383-394, June 2010. https://doi.org/10.1145/1816038.1816014
  5. Yang, Byung-Do, et al. "A low power phase-change random access memory using a data-comparison write scheme." 2007 IEEE International Symposium on Circuits and Systems, pp. 3014-3017, May 2007.
  6. Cho, Sangyeun, and Hyunjin Lee. "Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance." 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 347-357, Dec 2009.
  7. Ferreira, Alexandre P. et al. "Increasing PCM main memory lifetime." Proceedings of the conference on design, automation and test in Europe. European Design and Automation Association, pp. 914-919, 2010.
  8. Zhou, Miao, et al. "Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems." ACM Transactions on Architecture and Code Optimization (TACO), Vol. 8, No. 4, Article No. 53, January 2012.
  9. Wang, Zhe, et al. "WADE: Writeback-aware dynamic cache management for NVM-based main memory system." ACM Transactions on Architecture and Code Optimization (TACO), Vol. 10, No. 4, Article No. 51, December 2013.
  10. Abad, Pablo, et al. "AC-WAR: Architecting the Cache Hierarchy to Improve the Lifetime of a Non-Volatile Endurance-Limited Main Memory." IEEE Transactions on Parallel and Distributed Systems, Vol. 27, No. 1, pp.66-77, January 2016. https://doi.org/10.1109/TPDS.2015.2390225
  11. Torres, Lionel, et al. "Trends on the application of emerging nonvolatile memory to processors and programmable devices." 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), pp. 101-104, May 2013.
  12. Mittal, Sparsh, and Jeffrey S. Vetter. "A survey of software techniques for using non-volatile memories for storage and main memory systems." IEEE Transactions on Parallel and Distributed Systems, Vol. 27, No. 5, pp. 1537-1550, May 2016. https://doi.org/10.1109/TPDS.2015.2442980
  13. Mittal, Sparsh, Jeffrey S. Vetter, and Dong Li. "A survey of architectural approaches for managing embedded DRAM and non-volatile on-chip caches." IEEE Transactions on Parallel and Distributed Systems, Vol. 26, No. 6, pp. 1524-1537, June 2015. https://doi.org/10.1109/TPDS.2014.2324563
  14. Xia, Fei, et al. "A survey of phase change memory systems." Journal of Computer Science and Technology, Vol. 30, No. 1, pp. 121-144, January 2015. https://doi.org/10.1007/s11390-015-1509-2
  15. Lee, Soyoon, Hyokyung Bahn, and Sam H. Noh. "Clock-dwf: A write-history-aware page replacement algorithm for hybrid pcm and dram memory architectures." IEEE Transactions on Computers, Vol. 63, No. 9, pp. 2187-2200, September 2014. https://doi.org/10.1109/TC.2013.98
  16. Jaleel, Aamer, et al. "High performance cache replacement using re-reference interval prediction (RRIP)." ACM SIGARCH Computer Architecture News, Vol. 38. No. 3, pp. 60-71, June 2010. https://doi.org/10.1145/1816038.1815971
  17. S. Hwang et al. "Adaptive Writeback-aware Cache Management Policy for Lifetime Extension of Non-volatile Memory" Journal of Semiconductor Technology and Sciecne, Vol 17, No. 4, August 2017.
  18. Martin, Milo MK, et al. "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset." ACM SIGARCH Computer Architecture News, Vol. 33, No. 4, pp. 92-99, November 2005. https://doi.org/10.1145/1105734.1105747
  19. J. L. Henning, "Spec cpu2006 benchmark descriptions," ACM SIGARCH Computer Architecture News, Vol. 34, No. 4, pp. 1-17, September 2006. https://doi.org/10.1145/1186736.1186737
  20. Hwang, Sang-Ho, et al. "CL-Tree: B+ tree for NAND Flash Memory using Cache Index List." Journal of The Korea Society of Computer and Information, Vol. 20, No. 4, pp. 1-10, April, 2015. https://doi.org/10.9708/jksci.2015.20.4.001
  21. Kim, Seon Hwan, et al. "Sampling-based Block Erase Table in Wear Leveling Technique for Flash Memory." Journal of The Korea Society of Computer and Information, Vol. 22, No. 5, pp. 1-9, May, 2017. https://doi.org/10.9708/jksci.2017.22.01.001