JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Clock and Data Recovery Circuit with Adaptive Loop Bandwidth Calibration and Idle Power Saved Frequency Acquisition

  • Lee, Won-Young (Department of Electronic IT Media Engineering, Seoul National University of Science and Technology (SeoulTech)) ;
  • Jung, Chae Young (Department of Electronic IT Media Engineering, Seoul National University of Science and Technology (SeoulTech)) ;
  • Cho, Ara (Department of Electronic IT Media Engineering, Seoul National University of Science and Technology (SeoulTech))
  • Received : 2017.06.30
  • Accepted : 2017.08.10
  • Published : 2017.08.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a clock and data recovery circuit with an adaptive loop bandwidth calibration scheme and the idle power saved frequency acquisition. The loop bandwidth calibration adaptively controls injection currents of the main loop with a trimmable bandgap reference circuit and trains the VCO to operate in the linear frequency control range. For stand-by power reduction of the phase detector, a clock gating circuit blocks 8-phase clock signals from the VCO and cuts off the current paths of current mode D-flip flops and latches during the frequency acquisition. 77.96% reduction has been accomplished in idle power consumption of the phase detector. In the jitter experiment, the proposed scheme reduces the jitter tolerance variation from 0.45-UI to 0.2-UI at 1-MHz as compared with the conventional circuit.

Keywords

References

  1. R. Inti et al., "A 0.5-to-2.5Gb/s reference-less half-rate digital CDR with unlimited frequency acquisition range and improved input duty-cycle error tolerance," IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 3150-3162, Dec. 2011. https://doi.org/10.1109/JSSC.2011.2168872
  2. H. Song et al., "A 1.0-4.0-Gb/s all-digital CDR with 1.0-ps period resolution DCO and adaptive proportional gain control," IEEE J. Solid-State Circuits, vol. 46, no. 2, pp. 424-434, Feb. 2011. https://doi.org/10.1109/JSSC.2010.2082272
  3. S. Kim et al., "A 1.248 Gb/s - 2.918 Gb/s low-power receiver for MIPI-DigRF M-PHY with a fast settling fully digital frequency detection Loop in 0.11 ${\mu}m$ CMOS," IEIE J. Semiconductor Technology and Science, vol. 15, no. 4, pp. 506-517, Aug. 2015. https://doi.org/10.5573/JSTS.2015.15.4.506
  4. T. Lee, Y.-H. Kim, J. Sim, J.-S. Park, and L.-S. Kim, "A 5-Gb/s 2.67-mW/Gb/s digital clock and data recovery with hybrid dithering using a time-dithered delta-sigma modulator," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 24, no. 4, pp. 1450-1459, Apr. 2016. https://doi.org/10.1109/TVLSI.2015.2449866
  5. S. Byun et al., "A 10-Gb/s CMOS CDR and DEMUX with IC a quarter-rate linear phase detector," IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2566-2576, Nov. 2006. https://doi.org/10.1109/JSSC.2006.883334
  6. J. Lee, K. S. Kundert, and B. Razavi, "Analysis and modeling of bang-bang clock and data recovery circuits," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1571-1580, Sep. 2004. https://doi.org/10.1109/JSSC.2004.831600
  7. B. Razavi, Design of integrated circuits for optical communications, 1st ed., McGraw-Hill, 2003, pp. 318-322.
  8. K. N. Leung, and Philip K. T. Mok, "A Sub-1-V 15-ppm/$^{\circ}C$ CMOS Bandgap Voltage Reference Without Requiring Low Threshold Voltage Device," IEEE J. Solid-State Circuits, vol. 37, no. 4, pp. 526-530, Apr. 2002. https://doi.org/10.1109/4.991391
  9. H. Abbasizadeh et al., "Accurate sub-1 V CMOS bandgap voltage reference with PSRR of -118 dB," IEIE J. Semiconductor Technology and Science, vol. 16, no. 4, pp. 528-533, Aug. 2016. https://doi.org/10.5573/JSTS.2016.16.4.528
  10. H. I. Lee et al., "A ${\Delta}{\Sigma}$ fractional-N frequency synthesizer using a wideband integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1164-1169, Jul. 2004. https://doi.org/10.1109/JSSC.2004.829938