JSTS:Journal of Semiconductor Technology and Science

  • 제17권4호
  • /
  • Pages.552-560
  • /
  • 2017
  • /
  • 1598-1657(pISSN)
  • /
  • 2233-4866(eISSN)
대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지
DOI QR코드

DOI QR Code

A 1.5 Gbps Transceiver Chipset in 0.13-μm CMOS for Serial Digital Interface

  • Lee, Kyungmin (Department of Electronic and Electrical Engineering, Ewha Womans University) ;
  • Kim, Seung-Hoon (Department of Electronic and Electrical Engineering, Ewha Womans University) ;
  • Park, Sung Min (Department of Electronic and Electrical Engineering, Ewha Womans University)
  • 투고 : 2017.04.26
  • 심사 : 2017.07.11
  • 발행 : 2017.08.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

This paper presents a transceiver chipset realized in a $0.13-{\mu}m$ CMOS technology for serial digital interface of video data transmission, which compensates the electrical cable loss of 45 dB in maximum at 1.5 Gbps. For the purpose, the TX equips pre-emphasis in the main driver by utilizing a D-FF with clocks generated from a wide-range tuning PLL. In RX, two-stage continuous-time linear equalizers and a limiting amplifier are exploited as a front-end followed by a 1/8-rate CDR to retime the data with inherent 1:8 demultiplexing function. Measured results demonstrate data recovery from 270 Mbps to 1.5 Gbps. The TX consumes 104 mW from 1.2/3.3-V supplies and occupies the area of $1.485mm^2$, whereas the RX dissipate 133 mW from a 1.2-V supply and occupies the area of $1.44mm^2$.

키워드

참고문헌

  1. K. -D. Hwang and L. -S. Kim, "A 5 Gbps 1.6 mW/G bps/CH Adaptive Crosstalk Cancellation Scheme With Reference-less Digital Calibration and Switched Termination Resistors for Single-Ended Parallel Interface", IEEE Tran. on Circ. and Sys. I, Vol. 61, No. 10, pp. 3016-3024, Oct. 2014. https://doi.org/10.1109/TCSI.2014.2333362
  2. H. Higashi, et al, "5-6.4 Gbps 12 channel Transceiver with Pre-emphasis and Equalizer", Technical Digest of IEEE Symp. on VLSI Circuits, pp. 130-133, Jun. 2004.
  3. S. -W. Choi, H. -B. Lee and H. -J. Park, "A Three-Data Differential Signaling Over Four Conductors With Pre-Emphasis and Equalization: A CMOS Current Mode Implementation", IEEE J. of Solid-State Circuits, Vol. 41, No. 3, pp. 633-641, Mar., 2006. https://doi.org/10.1109/JSSC.2005.864117
  4. S. Min, T. Copani, S. Kiaei and B. Bakkaloglu, "A 90-nm CMOS 5-GHz Ring-Oscillator PLL With Delay-Discriminator-Based Active Phase-Noise Cancellation", IEEE J. of Solid-State Circuits, Vol. 48, No. 5, pp. 1151-1160, May 2013. https://doi.org/10.1109/JSSC.2013.2252515
  5. D. Park and S. Cho, "A 14.2 mW 2.55-to-3 GHz Cascaded PLL With Reference Injection and 800 MHz Delta-Sigma Modulator in 0.13 mm CMOS", IEEE J. of Solid-State Circuits, Vol. 47, No. 12, pp. 2989-2998, Dec. 2012. https://doi.org/10.1109/JSSC.2012.2217856
  6. S. Soliman, F. Yuan, K. Raahemifar, "An overview of design techniques for CMOS phase detectors", IEEE Int. Symp. on Circ. and Sys., Vol. 5 pp. 457-459, May 2002.
  7. J. -S. Choi, "A 0.18um CMOS 3.5-Gb/s Continuous-time Adaptive Cable Equalizer Using Enhanced Low-Frequency Gain Method", IEEE J. of Solid-State Circuits, Vol. 39, pp. 419-425, Mar. 2004. https://doi.org/10.1109/JSSC.2003.822774
  8. W.-S. Choi et al., "A 0.45-to-0.7V 1-to-6Gb/s 0.29-to-0.58pJ/b Source-Synchronous Transceiver Using Automatic Phase Calibration in 65nm CMOS", Technical Digest of IEEE ISSCC, pp. 66-67, 2015.