Journal of the Korea Institute of Military Science and Technology (한국군사과학기술학회지)

The Korea Institute of Military Science and Technology (한국군사과학기술학회)
권호 표지
DOI QR코드

DOI QR Code

Radar Signal Processor Design Using FPGA

FPGA를 이용한 레이더 신호처리 설계

  • Ha, Changhun (Radar.PGM Research and Development Institute, Hanwha Systems) ;
  • Kwon, Bojun (The 3rd Research and Development Institute, Agency for Defense Development) ;
  • Lee, Mangyu (Radar.PGM Research and Development Institute, Hanwha Systems)
  • 하창훈 (한화시스템(주) 레이다.PGM 연구소) ;
  • 권보준 (국방과학연구소 제3기술연구본부) ;
  • 이만규 (한화시스템(주) 레이다.PGM 연구소)
  • Received : 2016.11.11
  • Accepted : 2017.06.30
  • Published : 2017.08.05
Download PDF
⟨ Previous Next ⟩

Abstract

The radar signal processing procedure is divided into the pre-processing such as frequency down converting, down sampling, pulse compression, and etc, and the post-processing such as doppler filtering, extracting target information, detecting, tracking, and etc. The former is generally designed using FPGA because the procedure is relatively simple even though there are large amounts of ADC data to organize very quickly. On the other hand, in general, the latter is parallel processed by multiple DSPs because of complexity, flexibility and real-time processing. This paper presents the radar signal processor design using FPGA which includes not only the pre-processing but also the post-processing such as doppler filtering, bore-sight error, NCI(Non-Coherent Integration), CFAR(Constant False Alarm Rate) and etc.

Keywords

References

  1. "GPU vs FPGA Performance Comparison," White Paper, BWP001 v1.0, BERTEN.
  2. H. A. Said, A. A. El-Kouny and A. E. El-Henawey, "Design and Realization of Digital Pulse Compression in Pulsed Radars Based on Linear Frequency Modulation(LFM) Waveforms Using FPGA," International Conference on Advanced Information and Communication Technology for Education, pp. 827-832, 2013.
  3. Enrique Escamilla-Hernandez, Victor Kravchenko, Volodymyr Ponomaryov, Dniel Robles-Camarillo and Luis E. Ramos V., “Real Time Signal Compression in Radar Using FPGA,” Cientifica, Vol. 12, No. 3, pp. 131-138, 2008.
  4. XILINX Inc, "System Generator for DSP, Reference Guide, UG638(v14.5)," pp. 283-304, 2013.
  5. William L. Melvin and James A. Scheer, "Principles of Modern Radar, Advanced Techniques," Scitech, pp. 559-560, 2013.
  6. Mark A. Richards, James A. Scheer and William L. Holm, "Principles of Modern Radar, Basic Principles," Scitech, pp. 560-587, 2010.
  7. Mark A. Richards, James A. Scheer and William L. Holm, "Principles of Modern Radar, Basic Principles," Scitech, pp. 589-623, 2010.
  8. Slobodan SIMIC, Milenko ANDRIC and Bojan ZRNIC, “An FPGA Based Implementation of a CFAR Processor Applied to a Pulse-Compression Radar System,” Radioengineering, Vol. 23, No. 1, pp. 73-83, April 2014.
  9. Hans Erik Fjeld, "Application of Parallel Programming in a Automatic Detector for a Pulsed MTD Radar system," Norwegian University of Science and Technology Department of Electronics and Telecommunications, June 2012.
  10. "Sorting Algorithm", WIKIPEDIA, https://en.wikipedia.org/wiki/Sorting_algorithm