참고문헌
- B. Paul, K. Kang, H. Kufluoglu, M. Ashraful Ala.m, K. Roy, "Temporal Performance Degradation Under NBTI: Estimation And Design For Improved Reliability Of Nanoscale Circuits", Vol. 1, pp. 1-6, March 2006.
- Intel, "3-D, 22nm: New Technology Delivers An Unprecedented Combination of Performance and Power Efficiency", http://www.intel.com/content/www/us/en/ siliconinnovations/ intel-22nm-technology.html, 2012.
- Mostafa, H.; Anis, M.; Elmasry, M., "NBTI and Process Variations Compensation Circuits Using Adaptive Body Bias," Semiconductor Manufacturing, IEEE Transactions on, Vol.25, No.3, pp.460,467, 2012.
- S. V. Kumar, C. H. Kim, S. S. Sapatnekar, "Adaptive techniques for overcoming performance degradation due to aging in CMOS circuits," in Proc. IEEE ASP-DAC, Jan. 2009, pp. 284-289.
- F. Arnaud, J. Liu, Y. M. Lee, et. al. "32nm general purpose bulk CMOS technology for high performance applications at low voltage," IEEE IEDM'08, pp. 1-4, Dec. 2008.
- S. Sahhaf, R. Degraeve, P. J. Roussel, B. Kaczer, T. Kauerauf, G. Groeseneken, "A new TDDB reliability prediction methodology accounting for multiple SBD and wear out," IEEE Trans. On Electron Devices, Vol. 56, Issue 7, pp. 1424-1432, July 2009. https://doi.org/10.1109/TED.2009.2021810
- S. Sahhaf, R. Degraeve, P. J. Roussel, B. Kaczer, T. Kauerauf, G. Groeseneken, "A new TDDB reliability prediction methodology accounting for multiple SBD and wear out," IEEE Trans. On Electron Devices, Vol. 56, Issue 7, pp. 1424-1432, July 2009. https://doi.org/10.1109/TED.2009.2021810
- M. Rajesh, G. Vinod, D. Das, P. Bhatnagar, C. Pithawa, A. Thaduri, And A. Verma, "A Study Of Failure Mechanisms In CMOS And Bjt Ics And Their Effect On Device Reliability", In 2nd International Conference on Reliability, Safety and Hazard, December 2010.
- K. K. Kim, H. Nan, and K. Choi, "Power gating for ultralow voltage nanometer ICs," in Proc. IEEE Int Circuits and Systems (ISCAS) Symp, pp. 1472-1475, 2010.