Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

A Jitter Suppressed DLL-Based Clock Generator

지연 고정 루프 기반의 지터 억제 클록 발생기

  • Choi, Young-Shig (Department of Electronic Engineering, Pukyong National University) ;
  • Ko, Gi-Yeong (Department of Electronic Engineering, Pukyong National University)
  • Received : 2017.03.03
  • Accepted : 2017.03.29
  • Published : 2017.07.31
Download PDF
⟨ Previous Next ⟩

Abstract

A random and systematic jitter suppressed delay locked loop (DLL)-based clock generator with a delay-time voltage variance converter (DVVC) and an averaging circuit (AC) is presented. The DVVC senses the delay variance of each delay stage and generates a voltage. The AC averages the output voltages of two consecutive DVVCs to suppress the systematic and random delay variance of each delay stage in the VCDL. The DVVC and AC averages the delay time of successive delay stages and equalizes the delay time of all delay stages. In addition, a capacitor with a switch working effectively as a negative feedback function is introduced to reduce the variation of the loop filter output voltage. Measurement results of the DLL-based clock generator fabricated in a one-poly six-metal $0.18{\mu}m$ CMOS process shows 13.4-ps rms jitter.

지연 시간 전압 분산 변환기 (DVVC) 및 평균 회로 (AC)가 있는 지터 억제 지연 고정 루프 (DLL) 기반 클록 발생기를 제안하였다. 제안한 클록 발생기는 지연고정루프에서 무작위로 발생하는 지터와 회로의 구조에 의해 발생하는 지터를 억제하도록 하였다. 지연 시간 전압 분산 변환기는 각 지연단의 지연 차이를 감지하고 출력 전압을 생성한다. 평균회로는 두개의 연속되는 지연 시간 전압 분산 변환기의 출력 전압을 평균화 한다. 지연 시간 전압 분산 변환기 및 평균 회로는 연속적인 지연단의 지연 시간을 평균화하고 모든 지연단의 지연 시간을 동일하게 만든다. 또한 루프필터 출력 전압의 변동을 줄이기 위해 부궤환 기능으로 효과적인 작동을 하는 스위치가 있는 커패시터가 도입되었다. One-poly six-metal $0.18{\mu}m$ CMOS 공정으로 제작 된 DLL 기반 클록 발생기의 측정 결과는 13.4 ps rms 지터특성을 보여준다.

Keywords

References

  1. S. L. J. Gierkink, "Low-spur, low-phase-noise clock multiplier based on a combination of PLL and recirculating DLL with dual-pulse ring oscillator and self-correcting charge pump," IEEE Journal of Solid-State Circuits, vol. 43, no. 12, pp. 2967-2976, Dec. 2008. https://doi.org/10.1109/JSSC.2008.2006225
  2. Q. Du, J. Zhuang and T. Kwasniewski, "A low-phase noise, anti-harmonic programmable DLL frequency multiplier with period error compensation for spur reduction," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 53, no. 11, pp. 1205-1209, Nov. 2006. https://doi.org/10.1109/TCSII.2006.883103
  3. D. W. Jee, J. Y. Sim and D. Blaauw, "Digitally Controlled Leakage-Based Oscillator and Fast Relocking MDLL for Ultra Low Power Sensor Platform," IEEE Journal of Solid-State Circuits, vol. 50, no. 5, pp. 1263-1274, May 2015. https://doi.org/10.1109/JSSC.2015.2403369
  4. K. Ryu, D. H. Jung and S. O. Jung, "Process-Variation- Calibrated Multiphase Delay Locked Loop With a Loop- Embedded Duty Cycle Corrector," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 61, no. 1, pp. 1-5, Jan. 2014. https://doi.org/10.1109/TCSII.2013.2291052
  5. E. Amr, R. Inti, and B. Young, "Clock Multiplication Techniques Using Digital Multiplying Delay-Locked Loops," IEEE Journal of Solid-State Circuits, vol. 48, no. 6, pp. 1416-1428, June 2013. https://doi.org/10.1109/JSSC.2013.2254552
  6. J. Choi, S. T. Kim, W. Kim, K. W. Kim, K. Lim and J. Laskar, "A DLL With Dual Edge Triggered Pahse Detector for Fast Lock and Low Jitter CLock Generator," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 59, no. 9 pp. 1860-1870, Sep. 2012. https://doi.org/10.1109/TCSI.2011.2180453
  7. J. M. Chou, Y. T. Hsieh and J. T Wu, "Phase averaging and interpolation using resistor strings or resistor rings for multi-phase clock generation," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 53, no. 5 pp. 984-991, May 2006. https://doi.org/10.1109/TCSI.2006.869905
  8. K. I. Oh, L. S. Kim, K. I. Park, Y. H. Jun and K. Kim, "Low-jitter multi-phase digital DLL with closet edge selection scheme for DDR memory interface," Electron. Letters, vol. 44, no. 19, pp. 1385-1386, Sept. 2008. https://doi.org/10.1049/el:20081887
  9. K. J. Hsiao and T. C. Lee, "An 8-GHz to 10-GHz distributed DLL for multiphase clock generation," IEEE Journal of Solid-State Circuits, vol. 44, no. 9, pp. 1121- 1122, Sept. 2009. https://doi.org/10.1109/JSSC.2009.2014023
  10. S. Hwang, K. Kim, J. Kim, S. Kim and C. Kim, "A self-calibrated DLL-based clock generator for an energy-aware EISC processor," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 3, pp. 575-579, Mar. 2013. https://doi.org/10.1109/TVLSI.2012.2188656