The Journal of Korean Institute of Electromagnetic Engineering and Science (한국전자파학회논문지)

The Korean Institute of Electromagnetic Engineering and Science (한국전자파학회)
권호 표지
DOI QR코드

DOI QR Code

A C-Band CMOS Bi-Directional T/R Chipset for Phased Array Antenna

위상 배열 안테나를 위한 C-대역 CMOS 양방향 T/R 칩셋

  • Han, Jang-Hoon (Department of Electronic Engineering, Kwangwoon University) ;
  • Kim, Jeong-Geun (Department of Electronic Engineering, Kwangwoon University)
  • Received : 2017.04.14
  • Accepted : 2017.06.30
  • Published : 2017.07.31
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a C-band bi-directional T/R chipset in $0.13{\mu}m$ TSMC CMOS technology for phased array antenna. The T/R chipset, which is a key component of phased array antenna, consists of a 6 bit phase shifter, a 6 bit step attenuator, and three bi-directional gain amplifiers. The phase shifter is controlled up to $354^{\circ}$ with $5.625^{\circ}$ phase step for precise beam steering. The step attenuator is also controlled up to 31.5 dB with 0.5 dB attenuation step for the side lobe level rejection. The LDO(Low Drop Output) regulator for stable 1.2 V DC power and the SPI(Serial Peripheral Interface) for digital control are integrated in the chipset. The chip size is $2.5{\times}1.5mm^2$ including pads.

논문은 $0.13{\mu}m$ TSMC CMOS 공정을 이용한 위상 배열 안테나의 C-대역 양방향 T/R 칩셋에 관한 연구이다. 위상 배열 안테나의 필수 부품인 T/R 칩셋은 6 비트 위상변위기, 6 비트 가변 감쇄기, 양방향 증폭기로 구성하였다. 위상 변위기의 경우 정밀한 빔 조향을 위해서 $5.625^{\circ}$의 간격으로 최대 $354^{\circ}$까지 제어가 가능하며, 측엽 레벨을 제어하기 위한 가변 감쇄기는 0.5 dB 간격으로 최대 31.5 dB까지 감쇄가 가능하다. 또한, 1.2 V의 안정적인 전원공급을 위한 LDO(Low Drop Output) 레귤레이터와 디지털 회로의 제어가 간편하도록 SPI(Serial Peripheral Interface)를 집적화 하였으며, 칩 크기는 패드를 포함하여 $2.5{\times}1.5mm^2$이다.

Keywords

References

  1. C. J. Ahn, "Wireless power transmission with rough beamforming method", IEEE 2nd National Foundation for Science and Technology Development Conference on Information and Computer Science, Oct. 2015.
  2. D. Parker, D. Z. Zimmermann, "Phased arrays. Part 1: Theory and architectures", IEEE Trans. Microw. Theory Tech, vol. 50, issue. 3, pp. 678-687, Mar. 2002. https://doi.org/10.1109/22.989953
  3. A. Bettidi, D. Carosi, A. Cetronio, F. Corsaro, C. Costrini, C. Lanzieri, and L. Marescialli, "X-band transmit/ receive module MMIC chipset on emerging GaN and SiGe technologies", IEEE Phased Array Syst. Tech. Symp. Dig., pp. 250-255, Oct. 2010.
  4. B. H. Ku, D. W. Kang, and S. C. Hong, "CMOS integrated circuits for X-band phased array systems", in Proc. 54th MWSCAS Symp., Seoul, pp. 1-5, Aug. 2011.
  5. S. H. Sim, L. Jeon, and J. G. Kim, "A compact X-band Bi-directional phased-array T/R chipset in 0.13 ${\mu}m$ CMOS technology", IEEE Trans. Microwave Theory and Techniques, vol. 61, issue. 1, pp. 562-569, Jan. 2013. https://doi.org/10.1109/TMTT.2012.2227786
  6. M. K. Cho, J. G. Kim, and D. H. Baek, "An X-band 5 bit phase shifter with low insertion loss in 0.18 um SOI technology", IEEE Microwave and Wireless Components Letters, vol. 22, issue. 12, pp. 648-650, Nov. 2012. https://doi.org/10.1109/LMWC.2012.2226209
  7. M. K. Cho, D. H. Baek, and J. G. Kim, "DC-20 GHz 5-bit CMOS digital step attenuator with low insertion loss and phase error", Microwave and Optical Technology Letters, vol. 55, issue. 4, pp. 762-764, Apr. 2013. https://doi.org/10.1002/mop.27448
  8. Z. El-Khatib, Leonard MacEachern and Samy A. Mahmoud, Distributed CMOS Bidirectional Amplifiers, Springer, 2012.