References
- Next Generation Nonvolatile Memory Semiconductor Technology Trend, http://www.epnc.co.kr/news/articleView.html?idxno=58446.
- Y. Xie, "Future Memory and Interconnect Technologies," Proceedings of Design, Automation and test in Europe Conference and .Exhibition, pp. 964-969, 2013.
- S. Mittal, J. S. Vetter, "A Survey of Software Techniques for Using Non-volatile Memoryes for Storage and Main Memory Systems," IEEE Transactions on Parallel and Distributed Systems, Vol. 27, No. 5, pp. 1537-1550, 2016. https://doi.org/10.1109/TPDS.2015.2442980
- B. Jung, J. Lee, "Analysis on the Effectiveness of the Filter Buffer for Low Power NAND Flash Memory," IEMEK J. Embed. Syst. Appl., Vol. 7, No. 4, pp. 201-207, 2012 (in Korea). https://doi.org/10.14372/IEMEK.2012.7.4.201
- A. N. Jacobvite, R. Calderbank, D. J. Sorin, "Coset Coding to Extend the Lifetime of Memory," Proceedings of IEEE International Symposium on High Performance Computer Architecture, pp. 222-233, 2013.
- R. Maddah, S. M. Seyedzadeh, "CAFO: Cost Aware Flip Optimization for Asymmetric Memoryes," Proceedings of the IEEE 21st International Symposium on High Performance Computer Architecture, pp. 320-330, 2015.
- S. Im, D. Shin, "Differentiated Space Allocation for Wear Leveling on Phase-change Memory-based Storage Device," IEEE Transactions on Consumer Electronics, Vol. 60, No. 1, pp. 45-51, 2014. https://doi.org/10.1109/TCE.2014.6780924
- M. K. Qureshi, V. Srinivasan, J. A. Rivers, "Scalable High Performance Main Memory System Using Phase Change Memory Technology," ACM SIGARCH Computer Architecture News, Vol. 37, No. 3, pp. 24-33, 2009. https://doi.org/10.1145/1555815.1555760
- K. Park, S. Yoon, S. Kim, "Selective Data Buffering Module for Unified Hybrid Storage System," Proceedings of the IEEE/ACIS 14th International Conference on Computer and Information Science, pp. 173-178, 2015.
- G. Dhiman, R Ayoub, T. Rosing, "PDRAM: A Hybrid PRAM and DRAM Main Memory System," Proceedings of Design Automation Conference, pp. 664-669, 2009.
- S. Lee, H. Bahn, S. H. Noh, "CLOCKDWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architecture," IEEE Transactions on Computers, Vol. 63. No. 9, pp. 2187- 2200, 2013. https://doi.org/10.1109/TC.2013.98
- M. Lee, D.H. Kang, J. King, "M-CLOCK: Migration-optimized Page Replacement Algorithm for Hybrid DRAM and PCM Memory Architecture," Proceedings of the ACM Symposium on Applied Computing, pp. 2001-2006, 2015.
- N. Nethercote, J. Seward, "Valgrind: A Program Supervision Framwork," Elsevier Electonc Notes in Theoretical Computer Science, Vol. 89, No. 2, pp. 44-66, 2003. https://doi.org/10.1016/S1571-0661(04)81042-9
- HD Tune Pro, http://www.hdtune.com