JSTS:Journal of Semiconductor Technology and Science

  • 제17권2호
  • /
  • Pages.294-301
  • /
  • 2017
  • /
  • 1598-1657(pISSN)
  • /
  • 2233-4866(eISSN)
대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지
DOI QR코드

DOI QR Code

A Reconfigurable 4th Order ΣΔ Modulator with a KT/C Noise Reduction Circuit

  • 투고 : 2016.07.15
  • 심사 : 2017.01.31
  • 발행 : 2017.04.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

This paper presents a low power ${\Sigma}{\Delta}$ modulator for an implantable chip to acquire a bio-signal such as EEG, DBS, and EMG. In order to reduce a power consumption of the proposed fourth order modulator, two op-amps utilized for the first two integrators are reconfigured to drive the second two integrators. The KT/C noise reduction circuit in the first two integrators is employed to enhance SNR of the modulator. The proposed circuit was fabricated in a 0.18 um CMOS n-well 1 poly 6 metal process with the active chip core area of $900um{\times}800um$ and the power consumption of 830 uW. Measurement results were demonstrated to be SNDR of 76 dB, DR of 77 dB, ENOB of 12.3 bit at the input frequency of 250 Hz and the clock frequency of 256 kHz. FOM1 and FOM2 were measured to be 41 pJ/step and 142.4 dB, respectively.

키워드

참고문헌

  1. H. D. Roh, H. J. Kim, Y. K. Choi, J. J. Roh, Y. G. Kim, J. K. Kwon, "A 0.6-V Delta-Sigma Modulator With Subthreshold-Leakage Suppression Switches," IEEE Trans. Circuits and Systems II, vol. 56, pp. 825-829, 2010.
  2. T. Wang, Y. Lin, and C. Lin, "A 0.022 $mm^2$ 98.5 dB SNDR Hybrid Audio ${\Delta}{\Sigma}$ Modulator With Digital ELD Compensation in 28 nm CMOS," JSSC, vol.50, no.11, pp. 2655-2664, 2015.
  3. E. Bonizzoni, A. P. Perez, F. Maloberti, M. Garcia-Andrade, "Third-order ${\Sigma}{\Delta}$ modulator with 61-dB SNR and 6-MHz bandwidth consuming 6 mW," Analg Integr. Circuits Signal Process, vol. 66, no. 3, pp. 381-388, 2010.
  4. Taylor, G, Galton, I "A Reconfigurable Mostly-Digital Delta-Sigma ADC With a Worst-Case FOM of 160 dB," JSSC vol. 48, no 4, 983-995, 2013.
  5. J. Zhang, Y. Lian, Libin Yao, and Bo Shi, "A 0.6-V 82-dB 28.6-W Continuous-Time Audio Delta-Sigma Modulator," JSSC, vol 46, no. 10, pp. 2326-2335, 2011.
  6. J. Roh, S. Byun, Y. Choi, H. Roh, Y. Kim, and J. Kwon, "A 0.9-V 60-uW 1-Bit Fourth-Order Delta-Sigma Modulator With 83-dB Dynamic Range," JSSC, vol. 43, no. 2, pp. 361-370, 2008.
  7. Y. Choi, J. Roh, H. Roh, H. Nam, and S. Lee, "A 99-dB DR Fourth-Order Delta-Sigma Modulator for 20-kHz Band width Sensor Applications," IEEE Trans. Instrument and Measurement, vol. 58, no. 7, pp. 2264-2274, 2009. https://doi.org/10.1109/TIM.2009.2013910
  8. R. Schreier, G. C. Temes. Understanding Delta-Sigma Data Converters, New York, Wiley-IEEE Press 2005.
  9. P. J. Quinn, Arthur H. M., Van Roermund, Switched-Capacitor Techniques for High-Accuracy Filter and ADC design, Dordrecht, Springer 2007.
  10. Zhenglin Yang, Libin Yao, Yong Lian, "A 0.5-V 35-uW 85dB DR Double-Sampled ${\Delta}{\Sigma}$ Modulator for Audio Applications, " JSSC, vol. 47, no.3, pp. 722-735, 2012
  11. Pena-Perez, A, Bonizzoni, E, Maloberti, F. "A 88-dB DR, 84-dB SNDR Very Low-Power Single Op-Amp Third-Order ${\Delta}{\Sigma}$ Modulator," JSSC, vol. 47, no. 9, pp. 2017-2118, 2012.
  12. S. Zeller, C. Muenker, R. Weigel, T. Ussmueller, "A $0.039mm^2$ Inverter-Based 1.82 mW 68.6 dB-SNDR 10MHz-BW CT-Sigma-Delta-ADC in 65um CMOS Using Power and Area-Efficient Design Techniques", JSSC, vol. 49, no.7, pp. 1548-1560, 2014.
  13. A. Agah, K. Vleugels, P. B. Griffin, M. Ronaghi, J. D. Plummer and B. A. Wooley, "A High-Resolution Low-Power Incremental ${\Sigma}{\Delta}$ ADC With Extended Range for Biosensor Arrays", JSSC, vol. 45, no.6, pp. 1099-1110, 2010.
  14. K. J. Pol, H. Hegt, A. V. Roermund and S. Ouzounov, "A femto-ampere sensitive direct-interface current-input sigma delta ADC for amperometric bio-sensor signal acquisition", BioCAS, 2015.