ISSN(Print) 1598-1657 ISSN(Online) 2233-4866

Si₁-_xGe_x Positive Feedback Field-effect Transistor with Steep Subthreshold Swing for Low-voltage Operation

Sungmin Hwang, Hyungjin Kim, Dae Woong Kwon, Jong-Ho Lee, and Byung-Gook Park*

Abstract—The most prominent challenge for MOSFET scaling is to reduce power consumption; however, the supply voltage (V_{DD}) cannot be scaled down because of the carrier injection mechanism. To overcome this limit, a new type of field-effect transistor using positive feedback as a carrier injection mechanism (FBFET) has been proposed. In this study we have investigated the electrical characteristics of a Si_{1-x}Ge_x FBFET with one gate and one-sided Si₃N₄ spacer using TCAD simulations. To reduce the drain bias dependency, $Si_{1-x}Ge_x$ was introduced as a low-bandgap material, and the minimum subthreshold swing was obtained as 2.87 mV/dec. This result suggests that a Si_{1-x}Ge_x FBFET is a promising candidate for future low-power devices.

Index Terms—Low power devices, steep subthreshold slope, positive feedback, field-effect transistor

I. INTRODUCTION

In the semiconductor industries, power consumption has become a major issue as metal-oxide-semiconductor field-effect transistor (MOSFET) has been scaled down for high density and speed. Because of its carrier injection mechanism, which is controlled by the thermal voltage k_BT/q , MOSFETs have subthreshold swing (SS) limit 60 mV/dec at room temperature (T = 300K), so the supply voltage (V_{DD}) cannot be scaled down along with its physical length [1, 2]. To overcome this theoretical

Manuscript received Aug. 24, 2016; accepted Nov. 1, 2016 Department of Electrical and Computer Engineering, Seoul National University, 1 Gwanak-ro, Gwanak-gu, Seoul 151-742, Korea E-mail : bgpark@snu.ac.kr limit of MOSFETs, steep swing devices, such as tunnel field-effect transistors (TFETs) [3-13] and impactionization MOS (i-MOSs) [14-16], have attracted many researchers' interests; however, TFETs suffer from the low on-current level as a main problem due to its high tunneling resistance, and i-MOSs require high supply voltage to induce impact ionizations and has current control issues.

Recently, Padillda et al. (2008) reported a new type of transistor called feedback field-effect transistor (FBFET) with steep SS and high on-current level using positive feedback; however, it had two sidewall spacers on both sides of the gate, in which it was necessary to trap electrons and holes for positive feedback operation respectively [17, 18]. Jeon et al. (2015) also reported a FBFET composed of two independent gates; however, the device operation was inefficient because it was required to keep the appropriate voltage bias to the other gate for positive feedback operation [19]. Also, it was found to be difficult to fabricate the structure with two gates.

In this paper, we propose a newly designed structure of FBFETs, which consists of one switching gate and one-sided nitride spacer. Compared with other FBFETs, it only needs one type of carriers to be trapped; holes for n-type operation and electrons for p-type operation. In addition, no other gate bias is needed to be kept for positive feedback operation. Moreover, we introduce $Si_{1-x}Ge_x$ as a device material to reduce the on-current dependency on the drain bias.

II. DEVICE STRUCTURE

The device structure used in this work is shown in Fig.



Fig. 1. The schematic view of the proposed positive feedback transistor. The nitride spacer contains sufficient holes to cause positive feedback loop.

Table 1. Parameters of simulated device

Gate length	500 nm
Spacer length	500 nm
Body thickness	150 nm
Gate oxide thickness	3 nm
Source doping conc.	10^{21} cm^{-3}
Drain doping conc.	10^{21} cm^{-3}

1. The device is a double-gated structure with one-sided nitride spacer and asymmetrically doped n^+ source and p^+ drain regions. The doping concentration of source and drain regions is 10^{21} cm⁻³. The gate and nitride spacer are formed with their length 500 nm on 3 nm SiO₂ gate dielectric, and the spacer is formed near p^+ doped drain region with trapped holes to induce positive feedback loop.

The fabrication method of this structure can be similar with previous reported studies except an implantation scheme [17, 18]. The source side underlap can be eliminated by implanting the source side before the sidewall spacer formation. The advantage of this structure is that the programming bias scheme can become simple because it only needs to trap one type of carriers for the feedback operation. In order to estimate the accurate electrical characteristics of the proposed device, SentaurusTM TCAD simulator of Synopsys Inc. (ver. K-2015.06-SP1) was used, and the detailed parameters of simulated device are summarized in Table 1.

III. DEVICE OPERATION

The device operates as a simple n^+ -*i*- p^+ diode without trapped charge in the sidewall spacer. This means that the drain current is controlled not by the gate voltage but by the drain voltage. However, the gate has its



Fig. 2. Illustration of the positive feedback FETs operation (a) The initial state: potential barrier formed by the holes in the sidewall spacer, (b) The electron injection, (c) the hole injection occurs in turn, which creates positive feedback loop, (d) The device operates like a simple n^+-i-p^+ diode after positive feedback loop.

controllability on the drain current by using positive feedback mechanism if there are trapped charges in the sidewall spacer.

The detailed operation mechanism of the FBFET in this study is illustrated in Fig. 2. The n^+ source is grounded, and the positive voltage is applied to the p^+ drain. When there are sufficient trapped holes in the spacer, the channel potential below the spacer is increased, and the potential barrier for electron accumulation is formed as shown in Fig. 2(a). Electrons are injected from the source region to the channel as the gate voltage increases and accumulated in the potential well as shown in Fig. 2(b). Electrons cannot flow to the drain region at this time due to the increased potential barrier formed by positive trapped charges in the



Fig. 3. Transfer characteristics of Si FBFET with $V_{\rm DS}$ from 0.4 V to 1.0 V. The minimum subthreshold swing (SS_{min}) is 3.79 mV/dec.

sidewall spacer. The lowered potential barrier by accumulated electrons helps holes flow from the drain region into the channel. Similarly, the injected holes are accumulated in the channel below the gate; therefore, the potential barrier for electron injection from the source side is lowered as shown in Fig. 2(c). Once this positive feedback loop lowers potential barriers at both source and drain sides enough to make every junction between the source and the drain forward-biased, the device abruptly changes its state from off- to on-state, resulting in the ultra-steep subthreshold slope as shown in Fig. 2(d).

IV. SIMULATION RESULTS

1. Electrical Characteristics of Si FBFET

Fig. 3 shows the transfer characteristics of the FBFET with fixed trapped charges in the sidewall spacer and drainsource voltage ($V_{\rm DS}$) varying from 0.4 V to 1 V. For the initial conditioning process of the sidewall spacer, programming pulses ($V_{\rm G} = V_{\rm S} = -9$ V, $V_{\rm D} = +9$ V, pulse width = 1 µs) were applied. Abrupt switching characteristics were seen for $V_{\rm DS} > 0.4$ V, and the minimum subthreshold swing (SS_{min}) was 3.79 mV/dec with the high on-off ratio of 10⁹ when $V_{\rm DS} = 1$ V. In addition, the drain current almost unchanged in spite of increasing gate-source voltage ($V_{\rm GS}$) and exponentially decreased when $V_{\rm DS}$ linearly decreased. This is because the gate voltage loses its controllability on the drain current after the device goes into the on-state. As soon as the positive



Fig. 4. Output characteristics of Si FBFET (a) at $V_{GS} > V_{T}$, (b) $V_{GS} < V_{T}$.

feedback loop turns on the device, it just operates like a forward biased $n^+ -i - p^+$ diode. As illustrated in Fig. 4(a), the output characteristic of FBFET at $V_{\rm GS}$ > threshold voltage ($V_{\rm T}$) became quite similar to the current characteristic of an $n^+ -i - p^+$ diode. From the Shockley diode equation, diode current as a function of the applied voltage ($V_{\rm app}$) can be written as

$$I_{diode} = I_0 [\exp(qV_{app} / mk_B T) - 1], \qquad (1)$$

$$I_0 = A_{diode} q n_i^2 \left[\frac{D_n}{p_{p0}L_n \tanh\left(\frac{W_p}{L_n}\right)} + \frac{D_p}{n_{p0}L_p \tanh\left(\frac{W_n}{L_p}\right)} \right]. \qquad (2)$$

It can be seen that the on-current is exponentially proportional to the applied voltage (V_{app}) , which corresponds to V_{DS} in the device [20].

Moreover, when $V_{GS} < V_T$, the output characteristics

showed steep increasing of the drain current for forward sweep of $V_{\rm DS}$ as shown in Fig. 4(b). The increase of the drain voltage lowers the hole barrier between the channel and drain region, which gives rise to the positive feedback loop. In reverse sweep, however, it was found that the drain current was decreased without abrupt change. This is because, after the positive feedback loop successfully turns on the device, the channel potential becomes flat as illustrated in Fig. 2(d) and operates like an n^+-i-p^+ diode. This hysteresis gives evidence for the positive feedback operation of the device, but it needs to be eliminated for the logic application of FBFETs.

2. Electrical Characteristics of Si_{1-x}Ge_x FBFET

Even though the subthreshold slope of FBFETs is much steeper than that of MOSFETs, this may not be suitable for low-voltage operation because of the exponential drop of the on-current along with the reduction of $V_{\rm DS}$. Furthermore, the device does not properly operate at low drain voltage ($V_{\rm DS} < 0.6$ V). This is because the injected electrons and holes from the source/drain regions can hardly contribute to the drain current without high drain voltage due to the high potential barriers. In order to achieve high on-current even at the low drain voltage, it is important to reduce the built-in potential between the channel and source/drain regions. For this purpose, Si_{1-x}Ge_x appears to be a good substitute for Si because its bandgap is narrower than that of Si and also has high CMOS compatibility.

The transfer characteristics of the device with $Si_{1-x}Ge_x$ are shown in Fig. 5. For fixed trapped charge and $V_{DS} =$ 1 V, the device showed steep switching behavior regardless of Ge mole fraction; however, there were some remarkable changes as Ge mole fraction increasing from 0 to 0.3. Firstly, V_T was shifted to the negative. Owing to narrower bandgap material, enhancing the carrier injection into the channel, the FBFETs with Si₁₋ _xGe_x channel showed lower V_T compared to the Si FBFET. Additionally, the off-current level remained at the same level because the negative gate bias induced high energy barrier blocking the carrier flowing. On the other hand, there was an improvement of the on-current level in the exponential manner. The energy bandgap change of Si_{1-x}Ge_x follows as



Fig. 5. Transfer characteristics of FBFETs with Ge mole fraction varying from 0 to 0.3.



Fig. 6. Transfer characteristics of FBFETs using $Si_{0.7}Ge_{0.7}$ with V_{DS} from 0.4 V to 1.0V. The minimum subthreshold swing (SS_{min}) is 2.87 mV/dec.

$$E_{bandgap,SiGe} = E_{bandgap,Si} - 0.74x_{mole}.$$
 (3)

Also, the intrinsic carrier concentration can be written as,

$$n_i = \sqrt{N_C N_V} \exp\left(-\frac{E_{bandgap}}{2kT}\right).$$
(4)

From the Eqs. (1-4), it is turned out that the on-current level exponentially increases as Ge mole fraction increases, so higher on-off ratio can be obtained compared to the Si FBFET at the same V_{DS} [21].

Fig. 6 shows the transfer characteristics of the device with Si_{0.7}Ge_{0.3} channel. As can be seen from Fig. 3, Si FBFET cannot properly operate for the low drain voltage $(V_{\rm DS} < 0.6 \text{ V})$, whereas on- and off-state can be distinguished even at the low drain voltage $(V_{\rm DS} = 0.4 \text{ V})$ for the case of Si_{0.7}Ge_{0.3} device. There was also a little improvement in the minimum subthreshold swing from 3.79 mV/dec of Si FBFET to 2.87 mV/dec of $Si_{0.7}Ge_{0.3}$ FBFET.

V. CONCLUSIONS

In this paper, we have proposed a new design of positive feedback field-effect transistor (FBFET), which has one gate and one-sided nitride spacer. The device structure has its advantages of the fact that it only needs to trap one type of carriers in the sidewall spacer, and no additional bias is required for positive feedback operation. The operation mechanism of FBFETs was demonstrated, and the electrical characteristics were simulated. The transfer curve showed the minimum 3.79 mV/dec subthreshold swing, which overcome the theoretical limits of MOSFETs, 60 mV/dec. However, the high V_{DS} was required for the FBFETs with Si due to the high potential barriers between the source and the drain. In order to mitigate this problem, the FBFET with Si_{1-x}Ge_x channel was also simulated. Abrupt switching behavior was found with 2.87 mV/dec subthreshold swing, and the device operated even at the low $V_{\rm DS}$ conditions. Si_{1-x}Ge_x FBFETs can therefore be a promising candidate for the future low-power devices.

ACKNOWLEDGMENTS

This work was supported by the Brain Korea 21 Plus Project in 2016 and the Center for Integrated Smart Sensors funded by the Ministry of Science, ICT and Future Planning as Global Frontier Project (CISS-2012M3A6A6054186).

REFERENCES

- [1] D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H-S. P. Wong, "Device scaling limits of Si MOSFETs and their application dependencies," *Proc. IEEE*, Vol. 89, No. 3, pp.259-288, Mar. 2001.
- [2] K. P. Cheung, "On the 60 mV/dec @300 K limit for MOSFET subthreshold swing", *Intl. Symp. VLSI Technol. Syst. Appl. (VLSI-TSA)*, pp. 72-73, Apr. 2010.
- [3] W. Y. Choi, B.-G. Park, J. D. Lee, and T-J. K. Liu,

"Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," *IEEE Electron Device Lett.*, Vol. 28, No. 8, pp.743-745, Aug. 2007.

- [4] W. Wang, P-F. Wang, C-M. Chang, X. Lin, X-Y. Liu, Q-Q. Sun, P. Zhou, and D. W. Zhang, "Design of U-Shape Channel Tunnel FETs With SiGe Source Regions," *IEEE Trans. Electron Devices*, Vol. 61, No. 1, pp.193-197, Jan. 2014.
- [5] H. Kim, and B.-G. Park, "A 1T-DRAM cell based on a tunnel field-effect transistor with highlyscalable pillar and surrounding gate structure," *Journal of the Korean Physical Society*, Vol. 69, No. 3, pp. 323-327, Aug. 2016.
- [6] S. W. Kim, M.-C Sun, E. Park, J. H. Kim, D. W. Kwon and B.-G. Park, "Improvement of current drivability in highscalable tunnel field-effect transistors with CMOS compatible self-aligned process," *Electronics Lett.*, Vol. 52, No. 12, pp. 1071–1072, Jun. 2016.
- [7] D. W. Kwon, J. H. Kim, E. Park, J. Lee, T. Park, R. Lee, S. Kim, and B.-G. Park, "Reduction method of gate-to-drain capacitance by oxide spacer formation in tunnel field-effect transistor with elevated drain," *Japanese Journal of Applied Physics*, Vol. 55, No. 6S1, pp. 06GG04-1-06GG04-4, Jun. 2016.
- [8] S. W. Kim, J. H. Kim, T.-J. K. Liu, W. Y. Choi, and B.-G. Park, "Demonstration of L-Shaped Tunnel Field-Effect Transistors," *IEEE Trans. on Electron Devices*, Vol. 63, No. 4, pp. 1774-1778, Apr. 2016.
- [9] J. H. Kim, S. W. Kim, H. W. Kim, and B.-G. Park, "Vertical type double gate tunnelling FETs with thin tunnel barrier," *Electronics Lett.*, Vol. 51, No. 9, pp. 718-720, Apr. 2015.
- [10] P.-Y. Wang and B.-Y. Tsui, "Experimental Demonstration of p-Channel Germanium Epitaxial Tunnel Layer (ETL) Tunnel FET With High Tunneling Current and High ON/OFF Ratio," *IEEE Electron Device Lett.*, Vol. 36, No. 12, Dec. 2015.
- [11] C. Wu, R. Huang, Q. Huang, J. Wang, and Y. Wang, "Design Guideline for Complementary Heterostructure Tunnel FETs With Steep Slope and Improved Output Behavior," *IEEE Electron Device Lett.*, Vol. 37, No. 1, Jan. 2016.
- [12] P. Long, J. Z. Huang, M. Povolotskyi, G. Klimeck,

and M. J. W. Rodwell, "High-Current Tunneling FETs With (110) Orientation and a Channel Heterojunction," *IEEE Electron Device Lett.*, Vol. 37, No. 3, Mar. 2016.

- [13] F. J. García-Sánchez, A. Ortiz-Conde, J. Muci, and A. S. González, "Systematic Characterization of Tunnel FETs Using a Universal Compact Model," *IEEE Trans. on Electron Devices*, Vol. 62, No. 11, Nov. 2015.
- [14] K. Gopalakrishnan, P. B. Griffin, and J. D. Plummer, "Impact ionization MOS (I-MOS)-Part I: device and circuit simulations," *IEEE Trans. Electron Devices*, Vol. 52, No. 1, pp. 69-76, Jan. 2005.
- [15] M. J. Kumar, M. Maheedhar, and P. P. Varma, "Bipolar I-MOS—An Impact-Ionization MOS With Reduced Operating Voltage Using the Open-Base BJT Configuration," *IEEE Trans. on Electron Devices*, Vol. 62, No. 12, Dec. 2015.
- [16] S. Ramaswamy and M. J. Kumar, "Junctionless Impact Ionization MOS: Proposal and Investigation," *IEEE Trans. on Electron Devices*, Vol. 61, No. 12, Dec. 2014.
- [17] A. Padilla, C. W. Yeung, C. Shin, C. Hu, and T-S. K. Liu, "Feedback FET: A novel transistor exhibiting steep switching behavior at low bias voltages," *IEEE Int. Electron Devices Meeting Tech. Dig.*, pp. 1-4, Dec. 2008.
- [18] C. W. Yeung, A. Padilla, T-S. K. Liu, and C. Hu, "Programming Characteristics of the Steep Turnon/off Feedback FET (FBFET)," *Symposium on VLSI Technology*, pp. 176-177, 2009.
- [19] Y. Jeon, M. Kim, D. Lim, and S. Kim, "Steep Subthreshold Swing n-and p-Channel Operation of Bendable Feedback Field-Effect Transistors with p⁺-i-n⁺ Nanowires by Dual-Top-Gate Voltage Modulation," *Nano Lett.*, Vol. 15, No. 8, pp.4905–4913, July. 2015.
- [20] Y. Taur and T. H. Ning, "Fundamentals of modern VLSI devices," *Cambridge university press*, 2009.
- [21] M. E. Levinshtein, S. L. Rumyantsev, and M. S. Shur, "Properties of Advanced Semiconductor Materials GaN, AlN, InN, BN, SiC, SiGe," *John Wiley & Sons, Inc.*, 2001.



Sungmin Hwang was born in Seoul, Korea, in 1988. He received the B.S degree from Hanyang University in 2014. He is currently working toward M.S degree in the department of electrical engineering, Seoul National University, Seoul, Korea. His

research interests include nanoscale silicon devices, and neuromorphic systems.



Hyungjin Kim received the B.S., M.S., and Ph.D. degrees in electrical and computer engineering from Seoul National University, Seoul, Korea, in 2010, 2012, and 2017, respectively. He is currently a postdoctoral fellow at Inter-Univer-

sity Semiconductor Research Center and Brain Korea 21 Plus Creative Research Engineer Development IT in Seoul National University. His research interests include nanoscale silicon devices, synaptic devices and neuromorphic system.



Dae Woong Kwon was born in Seoul, Korea, in 1979. He received Ph.D. degrees in Electrical Engineering at Seoul National University (SNU), Seoul, Korea, in 2017. He joined the University of California at Berkeley, Berkeley, CA, USA, in

2017, as a Post-Doctoral Fellow. He had designed NAND flash memory devices from 2005 to 2014 at Samsung Electronics, Yongin, Korea. His current research interests include tunnel FET, bio-sensor, NAND flash memory, metal oxide thin-film transistors, and negative capacitance FET.



222

Jong-Ho Lee (F'15) received the B.S. degree from Kyungpook National University, Daegu, Korea, in 1987, and the M.S. and Ph.D. degrees from Seoul National University, Seoul, Korea, in 1989 and 1993, respectively, all in

electronic engineering. He was a Post-Doctoral Fellow with the Massachusetts Institute of Technology, Cambridge, MA, USA, from 1998 to 1999.



Byung-Gook Park (M'90) received the B.S. and M.S. degrees in electronics engineering from Seoul National University (SNU), Seoul, Korea, in 1982 and 1984, respectively, and the Ph.D. degree in electrical engineering from Stanford

University, Stanford, CA, USA, in 1990. He joined the School of Electrical Engineering, SNU, in 1994, as an Assistant Professor, where he is currently a Professor. From 1990 to 1993, he worked at the AT&T Bell Laboratories. From 1993 to 1994, he was with Texas Instruments. In 1994, he joined SNU as an assistant professor in the School of Electrical Engineering (SoEE), where he is currently a professor. He currently holds more than 100 Korean and U.S. patents. His current research interests include the design and fabrication of nanoscale CMOS, flash memories, silicon quantum devices and organic thin film transistors.