# AlGaN/GaN-on-Si Power FET with Mo/Au Gate

Hyun-Seop Kim<sup>1</sup>, Won-Ho Jang<sup>1</sup>, Sang-Woo Han<sup>1</sup>, Hyungtak Kim<sup>1</sup>, Chun-Hyung Cho<sup>2</sup>, Jungwoo Oh<sup>3</sup>, and Ho-Young Cha<sup>1,\*</sup>

*Abstract*—We have investigated a Mo/Au gate scheme for use in AlGaN/GaN-on-Si HFETs. AlGaN/GaN-on-Si HFETs were fabricated with Ni/Au or Mo/Au gates and their electrical characteristics were compared after thermal stress tests. While insignificant difference was observed in DC characteristics, the Mo/Au gate device exhibited lower on-resistance with superior pulsed characteristics in comparison with the Ni/Au gate device.

*Index Terms*—AlGaN/GaN-on-Si HFET, Mo/Au gate, thermal reliability, pulsed characteristics, dynamic characteristics

## I. INTRODUCTION

AlGaN/GaN heterojunction field-effect transistors (HFETs) are great candidates for high-power, high-frequency, and high-efficiency switching applications because of their excellent material properties, such as, high breakdown field, high carrier concentration, and high electron mobility [1-4]. In addition, AlGaN/GaN devices can be operated at high temperature where Si counterparts cannot be used. At the high temperature operation point of view, careful attention must be paid to the metal contacts. The ohmic contacts must be thermally

Incheon, 21983, Korea

E-mail : hcha@hongik.ac.kr



Fig. 1. Cross-sectional schematic of AlGaN/GaN-on-Si HFET.

stable with low contact resistance and the gate metal must have good adhesion and stability without degradation. A common gate metal scheme for AlGaN/GaN HFETs is Ni/Au that has high work function and good adhesion to GaN. Other gate metal schemes that have been employed for AlGaN/GaN HFETs are Pt/Au, Mo/Au, etc [5-10]. In this study, we have investigated the thermal stability of Mo/Au gate scheme for use in AlGaN/GaN-on-Si HFETs.

#### **II. EXPERIMENTS**

Fig. 1 shows the cross-sectional schematic of AlGaN/GaN-on-Si HFET. The epitaxial layer structure used in this work consisted of a 8 nm in-situ SiN<sub>x</sub> passivation layer, a 3.6 nm GaN capping layer, a 23.7 nm Al<sub>0.23</sub>Ga<sub>0.77</sub>N barrier layer, a 1 nm AlN spacer, a 490 nm i-GaN layer, and a 4.4  $\mu$ m GaN buffer layer on Si (111) substrate. After solvent cleaning, recessed ohmic contacts were formed using Cl<sub>2</sub>/BCl<sub>3</sub> plasma etching followed by Ti/Al/Ni/Au (=20/120/25/50 nm) evaporation and rapid thermal annealing at 800°C for 1

Manuscript received Aug. 24, 2016; accepted Oct. 20, 2016 A part of this work was presented in Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices <sup>1</sup>School of Electrical and Electronic Engineering, Hongik University, Mapo-gu, Seoul, 04066, Korea

 <sup>&</sup>lt;sup>2</sup> Department of Electronic & Electrical Engineering, College of Science and Technology, Hongik University, Sejong, 30016, Korea
<sup>3</sup> School of Integrated Technology, Yonsei University, Yeonsu-gu,



**Fig. 2.** (a) Transfer, (b) output characteristics of fabricated AlGaN/GaN-on-Si HFETs with Ni/Au and Mo/Au gates.

min in nitrogen ambient [11]. Mesa isolation was carried out by the same  $Cl_2/BCl_3$  plasma etching. A 27 nm SiO<sub>2</sub> gate oxide film was deposited as a passivation layer using plasma enhanced chemical vapor deposition. After patterning a 2 µm gate length, the exposed SiO<sub>2</sub> and underneath in-situ SiN<sub>x</sub> layers were etched sequentially using a low damage, two-step etching process with  $CF_4/O_2$  and SF<sub>6</sub>, respectively. An additional patterning process defined the gate top region with a 1 µm overhang on both sides. Two different gate metal schemes were compared in this work; Ni/Au (=20/200 nm) and Mo/Au (=20/200 nm) schemes. The source-to-gate distance, gate length, and gate-to-drain distance were 3, 2, and 12 µm, respectively.

## **III. RESULT AND DISCUSSION**

The DC current-voltage characteristics of the fabricated AlGaN/GaN-on-Si HFETs with Ni/Au and Mo/Au gate schemes are shown in Fig. 2. The Ni/Au



**Fig. 3.** (a) Transfer, (b) output characteristics of Ni/Au gate AlGaN/GaN-on-Si HFETs before and after thermal stress.

gate device exhibited a maximum drain current density of 615 mA/mm with a transconductance of 134 mS/mm whereas the Mo/Au gate device exhibited a maximum drain current density of 626 mA/mm with a transconductance of 125 mS/mm. The pinch-off voltage of the Ni/Au gate device was slightly more positive than that of the Mo/Au gate device due to the relatively higher work function of Ni compared to Mo.

Sequential thermal stress tests were carried out for both samples in a convection oven;  $[300^{\circ}C \text{ for } 20 \text{ hr}] \rightarrow$  $[350^{\circ}C \text{ for } 20 \text{ hr}] \rightarrow [400^{\circ}C \text{ for } 20 \text{ hr}]$ . Both DC and pulsed characteristics were recorded between different temperature stress conditions. The current-voltage characteristics of Ni/Au and Mo/Au gate devices as a function of stress conditions are plotted in Fig. 3 and 4, respectively. It should be noted that the drain current and transconductance slightly decreased for the Ni/Au gate device after thermal stress whereas the opposite phenomenon was observed for the Mo/Au gate device.



**Fig. 4.** (a) Transfer, (b) output characteristics of Mo/Au gate AlGaN/GaN-on-Si HFETs before and after thermal stress.



Fig. 5. Specific on-resistance measured for Ni/Au and Mo/Au gate devices before and after thermal stress.

The on-resistance values extracted at different conditions are compared in Fig. 5. After 400°C stress, the on-resistance of the Mo/Au gate device was decreased by 9% while that of the Ni/Au gate device was rather increased by 3%. It is speculated that the thermal treatment stabilized the interface condition between Mo



**Fig. 6.** Pulsed output characteristics measured for (a) Ni/Au, (b) Mo/Au gate device after different temperature stress conditions.

and AlGaN surface whereas it degraded that between Ni and AlGaN surface. Such different behaviors between Ni/Au and Mo/Au gate devices after thermal stress are correlated with the pulsed characteristics between two devices.

The pulsed measurements were carried out with different quiescent gate bias voltages after being stressed at different temperature conditions. The pulse width was 200 ns with a period of 1 ms. The pulsed characteristics measured for different thermal stress conditions are compared in Fig. 6 where the different quiescent bias conditions are indicated. While significant degradation was observed for the Ni/Au gate device as the quiescent gate bias voltage increased, the Mo/Au gate device exhibited much less degradation. It is suggested that the different current collapse phenomena observed between two gate schemes were associated with thermally more stable characteristics of Mo in comparison with Ni. It was reported that localized void formation and Au diffusion were observed at Ni based Schottky interface



Fig. 7. Dynamic on-resistance characteristics measured for Ni/Au and Mo/Au gate devices after  $400^{\circ}$ C stress.

after 300°C aging test [12]. Such defects would induce Schottky barrier variation and accelerate degradation mechanism. On the other hand, Mo is known as an excellent diffusion barrier with thermally stable characteristics [13].

The dynamic on-resistance characteristics after 400°C stress were investigated for both samples. A hard switching method [4] was used to characterize the dynamic on-resistance up to  $V_{DD} = 200$  V operation and the comparison between two samples are shown in Fig. 7. As expected from the pulsed measurement results, the Mo/Au gate device exhibited more stable dynamic on-resistance characteristics. It is concluded that the Mo/Au gate scheme is more reliable than a conventional Ni/Au gate scheme.

## **V. CONCLUSIONS**

We have investigated the characteristics of a Mo/Au gate scheme for use in AlGaN/GaN-on-Si power devices. While no significant difference was observed in DC characteristics between Ni/Au and Mo/Au gate HFETs, superior pulsed characteristics were achieved by the Mo/Au gate after thermal stress tests. It is speculated that the trapping effects observed in Ni/Au gate device was attributed to defect formation at the metal/semiconductor interface during thermal stress, which was effectively suppressed by employing a thermally stable Mo layer. It is suggested that the Mo/Au gate scheme is a promising candidate for use in high power and high temperature applications.

#### **ACKNOWLEDGMENTS**

This work was supported by Basic Science Research Program (No. 2015R1A6A1A03031833) and grants (2012M3A7B4035274, 2016R1D1A1B03935445) through the National Research Foundation of Korea (NRF).

#### REFERENCES

- [1] W. Saito, et al., "High Breakdown Voltage AlGaN-GaN Power-HEMT Design and High Current Density Switching Behavior," *IEEE Transactions* on *Electron Devices*, Vol. 50, No. 12, pp. 2528-2531, Dec., 2003.
- [2] O. Ambacher, et al., "Two-dimensional Electron Gases Induced by Spontaneous and Piezoelectric Polariztion in Undped and Doped AlGaN/GaN Heterostructures," *Journal of Applied Physics*, Vol. 87, No. 1, pp. 334-344, Jan., 2000.
- [3] J.-G. Lee, et al., "State-of-Art AlGaN/GaN-on-Si Heterojunction Field Effect Transistors with Dual Field Plates," *Applied Physics Express*, Vol. 5, No. 6, p. 066502, May, 2012.
- [4] S.-W. Han, et al., "Dynamic on-resistance of normally-off recessed AlGaN/GaN-on-Si metaloxide-semiconductor heterojunction field-effect transistor," *Applied Physics Express*, Vol. 7, No. 11, p. 111002, Oct., 2014.
- [5] Y. Cai, et al., "High-Performance Enhancement-Mode AlGaN/GaN HEMTs Using Fluoride-Based Plasma Treatment," *IEEE Electron Device Letters*, Vol. 26, No. 7, pp. 435-437, Jul., 2005.
- [6] S. C. Binari, et al., "Trapping Effects and Microwave Power Performance in AlGaN/GaN HEMTs," *IEEE Transactions on Electron Devices*, Vol. 48, No. 3, pp. 465-471, Mar., 2001.
- [7] S. Yoshida, et al., "A high-power AlGaN/GaN heterojunction field-effect transistor," *Solid-State Electronics*, Vol. 47, No. 3, pp. 589-592, Mar., 2003.
- [8] M. Faqir, et al., "Mechanisms of RF Current Collapse in AlGaN-GaN High Electron Mobility Transistors," *IEEE Transactions on Device and Materials Reliability*, Vol. 8, No. 2, pp. 240-247, Jun., 2008.
- [9] N. Defrance, et al., "AlGaN/GaN HEMT High

Power Densities on SiC/SiO<sub>2</sub>/poly-SiC Substrates," *IEEE Electron Device Letters*, Vol. 30, No. 6, pp. 596-598, Jun., 2009.

- [10] A. Sozza, et al., "Evidence of Traps Creation in GaN/AlGaN/GaN HEMTs After a 3000 Hour Onstate and Off-state Hot-electron Stress," *IEEE International Electron Devices Meeting (IEDM) Technical Digest*, 5-7, 4 pp. -593, Dec., 2005.
- [11] J.-G. Lee, et al., "Investigation of flat band voltage shift in recessed-gate GaN MOSHFETs with postmetallization-annealing in oxygen atmosphere," *Semiconductor Science and Technology*, Vol. 30, No. 11, p. 115008, Oct., 2015.
- [12] D. Carisetti, et al., "Thermal laser stimulation technique for AlGaN/GaN HEMT technologies improvement," *Proceedings from the 39th International Symposium for Testing and Failure Analysis (ISTFA 2013)*, 3-7, pp. 386-319, Nov., 2013.
- [13] A. Sozza, et al., "Thermal stability of Mo-based Schottky contact for AlGaN/GaN HEMT," *Electronics Letters*, Vol. 41, No. 16, pp. 927-928, Aug., 2005.



**Hyun-Seop Kim** received the B.S. and M.S. degrees in electronic and electrical engineering from Hongik University, Seoul, Korea, in 2014 and 2017, respectively. He is currently pursuing the Ph.D. degree at Hongik University. His research

interests include the characterization of gallium nitride devices.



**Won-Ho Jang** received the B.S. degrees in electronic and electrical engineering from Hongik University, Seoul, Korea, in 2016. He is currently pursuing the M.S. degree at Hongik University. His research interests include the analysis of

gallium nitride devices.



**Sang-Woo Han** received the B.S. and M.S. degrees in the school of electronic and electrical engineering from Hongik University, Seoul, Korea, in 2013 and 2015, respectively. His interests include fabrication of high power wide bandgap semiconductor

where include AlGaN/GaN heterojunction field-effect transistor and monolithic integration for power IC.



**Hyungtak Kim** received the B.S. degrees in electrical engineering from the Seoul National University, Seoul, Korea and the M.S./Ph.D. degree in Electrical and Computer Engineering from Cornell University, Ithaca, New York, U.S.A., in 1996

and 2003, respectively. He is currently an associate professor in the school of electronic and electrical engineering at Hongik University, Seoul, Korea. His research interests include the reliability physics of wide bandgap semiconductor devices and novel TFTs. During his graduate program, he performed comprehensive research on GaN-based heterostructure field effect transistors for high frequency power application. Prior to joining Hongik University, he spent 4 years developing CMOS devices and process integration for 60 nm DRAM technology as a senior engineer in the semiconductor R&D center at Samsung Electronics, Co. Ltd.



**Chun-Hyung Cho** received the B.S. degrees in electrical engineering from the Seoul National University, Seoul, South Korea, in 1997, and the M.S. and Ph.D. degrees in Electrical and Computer Engineering from Auburn University, Auburn, AL, in

2001 and 2007, respectively. In 2009, he joined Hongik University, Sejong where he is currently an assistant professor in the Department of Electronic & Electrical engineering. His research interests include the application of analytical and experimental methods of piezoresistive sensors to problems in electronic packaging.



**Jungwoo Oh** received a Ph.D. from the University of Texas at Austin in Microelectronic Research Center. He joined global research Consortium SEMATECH, where he was Non-Si(Ge/III-V) team leader with

responsibilities of III-V on Si hetero-epitaxy and high mobility III-V CMOS integration for low power and high performance CMOS. Dr. Oh was in charge of strategic planning, path finding with universities and National labs, managing inter disciplinary technology areas for future advanced materials and device architecture. Dr. Oh is currently with the college of engineering at Yonsei University since 2012, as a faculty member in School of Integration Technology (SIT) and Yonsei Institute of Convergence Technology (YICT).



**Ho-Young Cha** received the B.S. degrees in electrical engineering from the Seoul National University, Seoul, Korea, in 1996 and 1999, respectively, and the Ph.D. degree in electrical and computer engineering from Cornell University, Ithaca, NY,

in 2004. He was a Postdoctoral Research Associate with Cornell University until 2005, where he focused on the design and fabrication of SiC and GaN electronic devices and GaN nanowires. He was with the General Electric Global Research Center, Niskayuna, NY, from 2005 to 2007, developing wide-bandgap semiconductor sensors and high power devices. Since 2007, he is currently an Associate Professor in the School of Electronic and Electrical Engineering. His research interests include wide-bandgap semiconductor devices. He has authored over 70 publications in his research area.