Optimization of Double Gate Vertical Channel Tunneling Field Effect Transistor (DVTFET) with Dielectric Sidewall

XIANGYU WANG¹, Wonhee Cho¹, Hyoung Won Baac², Dongsun Seo¹, and Il Hwan Cho^{1,*}

Abstract-In this paper, we propose a novel double gate vertical channel tunneling field effect transistor (DVTFET) with a dielectric sidewall and optimization characteristics. The dielectric sidewall is applied to the gate region to reduced ambipolar voltage (V_{amb}) and double gate structure is applied to improve oncurrent (I_{ON}) and subthreshold swing (SS). We discussed the fin width (W_s), body doping concentration, sidewall width (Wside), drain and gate underlap distance (X_d) , source doping distance (X_s) and pocket doping length (X_P) of DVTFET. Each of device performance is investigated with various device parameter variations. To maximize device performance, we apply the optimum values obtained in the above discussion of a optimization simulation. The optimum results are steep SS of 32.6 mV/dec, high I_{ON} of 1.2×10^{-3} A/ μ m and low V_{amb} of -2.0 V.

Index Terms—Tunneling fieldeffect transistor, double gate, dielectric sidewall, vertical channel, semiconductor optimization

I. INTRODUCTION

In recent years, tunnel field-effect transistor (TFET) has attracted substantial attentions for low-power applications to overcome the limitations of nanoscale

complementary metal-oxide-semiconductor (CMOS) devices [1, 2]. The TFET possesses a distinct operation mechanism, known as band to band tunneling (BTBT), enables TFETs to achieve steep subthreshold swing (SS) [3, 4]. Moreover, TFETs have been considered as the most promising candidates for low power applications because of their compatibility with CMOS technology [5]. However, improvements in low on-current (I_{ON}) and ambipolar characteristics (V_{amb}) (i.e. ambipolar characteristics are evaluated with ambipolar voltage V_{amb} at $V_d = 1 V$ and $I_d = 10^{-7} A/\mu m$.) are significant challenges in the TFET development [6-8]. In our previous works, a novel dielectric sidewall structure is proposed to reduce the V_{amb} of vertical channel tunneling field effect transistor (VTFET) [9]. However, improvement in I_{ON} and SS could not be achieved, due to the use of a single gate. Therefore, double gate with highk dielectric structure can be applied for improvement in I_{ON}, while taking advantage of the reduced SS also [7, 10]. In this paper, we propose a double gate VTFET structure with dielectric sidewall and optimization methods. Comparing with conventional VTFET, double gate vertical channel tunneling field effect transistor (DVTFET) has additional device parameters including fin width. Extensive study of TFET with dielectric sidewall is investigated with device simulation for optimization of device performance

II. SIMULATION STRUCTURE

Fig. 1 shows schematic diagram of double gate TFET with dielectric sidewall. Basically the suggested device

Manuscript received Aug. 13, 2016; accepted Sep. 28, 2016

¹Department ofElectronic Engineering, Myongji University.Yongin, Gyeonggi449-728, Korea.

² School of Electronic and Electrical Engineering, Sungkyunkwan University, Suwon, Gyeonggi-Do 440-746, Korea E-mail : ihcho77@mju.ac.kr



Fig. 1. Schematic of double gate TFET with dielectric sidewall and device parameters.

Table 1. List of device parameters in simulation structure

Parameter	Default Value
Source width (W _s)	10 nm
Gate width (Wg)	10 nm
Gate length (L _g)	100 nm
Sidewall width (Wside)	3 nm
Sidewall length (L _{side})	35 nm
Dielectric thickness (T _{ox})	2 nm
Body thickness (T _B)	70 nm
BOX thickness (T _{BOX})	20 nm
Source doping distance (X _s)	38 nm
Drain-gate underlap (X _d)	0 nm
Pocket doping length (X _P)	0 nm
Source doping concentration(N _S)	$10^{20} \mathrm{cm}^{-3}$
Drain doping concentration (N _D)	10^{20} cm^{-3}
Body doping concentration (N _B)	$10^{17} \mathrm{cm}^{-3}$

has a vertical p-channel and a Si_3N_4 dielectric sidewalls layer in the gate region besides HfO_2 gate dielectric. Moreover, we applied n-type pocket doping below the source in the subsequent optimization simulation [15]. The parameters used in our simulations are listed in Table 1. All DVTFETs simulated here use a n-type polysilicon gate work function of 4.17 eV. Device performance has been investigated with SILVACO ATLAS simulator [11]. Tunneling current simulations were performed with nonlocal band-to-band tunneling, band gap narrowing, reverse bias band to band tunneling and quantum tunneling direction models as same in the previous work [9].

III. SIMULATION AND DISCUSSION

Fig. 2(a) shows SS and I_{ON} characteristics with source



Fig. 2. W_S scaling characteristics ($V_d = 1 V$) (a) SS and I_{ON} characteristics, (b) V_{amb} and W_{tunnel} at drain junction.

width (W_S) scaling down. In this work, W_S means fin width for double gate structure. SS is improved with W_S reduction due to the enhancement of gate controllability. When W_S is reduced below 10 nm, possible cross section area for current flow reduces decreasing I_{ON} [7]. Since the V_{amb} of TFET is mainly determined by gate electric field in drain junction. Reduction in W_S has a negligible effect on V_{amb} as shown in Fig. 2(b). V_{amb} is also studied by tunneling barrier measurements in drain junction.

When the body doping concentration (N_B) is changed from 10^{17} cm⁻³ to 10^{18} cm⁻³, SS is not changed while I_{ON} significantly decreases as shown in Fig. 3(a). Since the W_{tunnel} is increased at source junction, I_{ON} is slightly reduced by N_B decrease as shown in Fig. 3(a) inset. V_{amb} is also reduced with N_B decrease as shown in Fig. 3(b). Considering these results, optimized N_B is 10^{17} cm⁻³ in this parameter range.

SS and I_{ON} characteristics with sidewall width (W_{side}) variation as shown in Fig. 4(a). Since the SS is determined by capacitance between the gate and channel in source region, SS has a fixed value with W_{side}



Fig. 3. Optimization with N_B concentration variation (a) SS and I_{ON} characteristics, W_{tunnel} at source junction (inset), (b) V_{amb} and W_{tunnel} at drain junction.

variation [9]. I_{ON} is decreased due to the increase of energy band valley at the channel region as shown in Fig. 4(b). In the drain region, the gate controllability is decreased with reduction of capacitance between the gate and channel which in turns decrease the V_{amb} as shown in Fig. 4(c).

As shown in Fig. 5(a), I_{ON} is increased and SS is not changed with drain underlap (X_d) increase. This result is explained by change of the tunneling direction near by drain junction and channel length reduction. In this case, I_{ON} is determined by the channel resistance not by the p-n tunnel barrier [13]. In addition, channel cross section area of current flow is increased with X_d as shown in Fig. 5(b). The electron density in the channel is proportional to drain and gate underlap length. Since the capacitance between the gate and channel is not changed, SS has a fixed value. When the drain underlap from the sidewall dielectric is increased, the gate controllability is decreased at drain junction. Tunneling width (W_{tunnel}) is increased and V_{amb} is reduced as shown in Fig. 5(c).



Fig. 4. Optimization with W_{side} variation (a) SS and I_{ON} characteristics, (b) energy band at source junction, (c) V_{amb} and W_{tunnel} at drain junction.

In this DVTFET structure, the initial position of the source doping distance is 38 nm from the top surface as shown in Fig. 6(a). (i. e. X_s is 38 nm). When the X_s is changed from $X_s = 35$ nm to $X_s = 41$ nm, variation of SS and I_{ON} are shown in Fig. 6(a). From the result in Fig. 6(a), I_{ON} and SS has optimum point at $X_s = 37$ nm. A – A' region is location in source region as shown in Fig. 6(b) inset and Fig. 6(b) indicates carrier concentration in A-A' region. When X_s is 37 nm, the electron





Fig. 5. Optimization with X_d variation (a) SS and I_{ON} characteristics, (b) the electron current density of $X_d = 0$ nm and $X_d = 5$ nm, (c) V_{amb} and W_{tunnel} at source junction.

concentration has maximum value within the tunneling region as shown in Fig. 6(b) [14]. Variation of source doping distance at source junction induces no effect on drain junction region as shown in Fig. 6(c).

In order to obtain a high I_{ON} , a heavily n-type doped pocket is applied below the source region. The source pocket structures have been introduced to have a steeper SS and higher I_{ON} comparing with the conventional p-i-n TFETs structure [15]. The n-type pocket can reduce the W_{tunnel} by increasing the electric field across the tunneling junction [16]. The simulation results were



Fig. 6. Optimization with X_s variation (a) SS and I_{ON} characteristics, (b) carrier concentration of source and channel tunneling region, (c) V_{amb} and W_{tunnel} at source junction.

presented in Fig. 7(a). The Fig. 7(b) shows that adding a source pocket has no effect on V_{amb} at the drain junction.

Herein, we performed a comprehensive optimization with previous optimization results. Fig. 8 shows comparison of simulation results for default and optimized values. The optimized values of the simulation



Fig. 7. Optimization with X_P variation (a) SS and I_{ON} characteristics, (b) V_{amb} and W_{tunnel} at source junction.



Fig. 8. Transfer characteristics in optimized and default DVTFET.

are sidewall width (W_{side}) is 6 nm, source pocket doping depth (X_s) is 6 nm and doping concentration (N_D) is 10^{19} cm⁻³, source-gate overlap (X_s) is 37 nm, drain-gate underlap (X_d) is 5 nm respectively. Improvement of performance is summarized in inset table of Fig. 8.

V. CONCLUSIONS

In this paper, we proposed the DVTFET with a Si_3N_4 dielectric sidewall and optimized for performance improvement. We analyze the influence of device parameters such as fin width, size of dielectric sidewall and pocket doping on the I_{ON}, SS and V_{amb} of DVTFETs. I_{ON} is modulated by W_S , X_d , X_s , X_P and body doping concentration. SS is modulated by W_S, X_d, X_S and X_P. Finally, V_{amb} is modulated by W_{side}, X_d and body doping concentration. The results for optimized structure shows a low SS of 32.6 mV/dec, which means 18.5% reduction as compared with reference structure. I_{ON} is increased from 0.6×10^{-3} A/ μ m to 1.2×10^{-3} A/ μ m and V_{amb} is reduced from -2.0 V to -4.9 V. We demonstrated optimization of DVTFET with dielectric sidewall which is attractive device for low power consumption logic applications.

ACKNOWLEDGMENTS

The research was supported by the ICT program of MSIP/IITP, Republic of Korea (#B0101-15-1347) and was also supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (No.2016R1D1A1B03935211). This work was also supported by 2016 Research Fund of Myongji University.

REFERENCES

- [1] K. K. Bhuwalka, S. Sedlmaier, A. Ludateck, C. Tolksdorf, J. Schulze, and I. Eisele, "Vertical tunnel field-effect transistor," *IEEE Trans. Electron Devices*, vol. 51, no. 2, pp. 279-282, Feb. 2004.
- [2] Pei-Yu Wang, and Bing-Yue Tsui, "Experimental Demonstration of p-Channel Germanium Epitaxial Tunnel Layer (ETL) Tunnel FET With High Tunneling Current and High ON/OFF Ratio." *IEEE Electron Device Letters*, vol. 36, no. 12, pp.1264-1266, Feb. 2015.
- [3] W. M. Reddick and G. A. J. Amaratunga, "Silicon surface tunnel transistor," *Appl. Phys. Lett.*, vol. 67, no. 4, pp. 494–496, Jul. 1995.

- [4] W. Y. Choi, B.-G. Park, J. D. Lee, and T.-J. K. Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," *IEEE Electron Device Lett*, vol. 28, no. 8, pp. 743– 745, Aug. 2007.
- [5] J. H. Kim, S. W. Kim and H. W. Kim, "Vertical type double gate tunnelling FETs with thin tunnel barrier," *IET Electron. Lett.*, vol. 51, no. 9, pp. 718–720, Apr. 2015.
- [6] K. K. Bhuwalka, J. Schulze, and I. Eisele, "Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering," *IEEE transactions on electron devices*, vol. 52, no. 5, pp. 909-917, May. 2015.
- [7] K. Boucart, A. M. Ionescu, "Double-gate tunnel FET with high-k gate dielectric," *IEEE Trans. Electron Devices*, vol. 54, no. 7, pp. 1725-1733, Jul. 2007.
- [8] Y. Wang, Y. F. Wang, W. Xue, and F. Cao, "Asymmetric dual-gate tunneling FET with improved performance," *Superlattices and Microstructures*, vol. 91, pp. 216-224, Mar. 2016.
- [9] C. W. Park, W. Y. Choi, J. H. Lee and I. H. Cho, "Reduction of ambipolar characteristics of vertical channel tunneling field-effect transistor by using dielectric sidewall," *Semicond. Sci. Technol*, vol. 28, no. 11, pp. 1-5, Sep. 2013.
- [10] K. Boucart and A. M. Ionescu, "Length scaling of the double gate tunnelFETwith a high-k gate dielectric," *SolidState Electron*, vol. 51,no. 11, pp.1500–1507, Nov./Dec. 2007.
- [11] Santa Clara, CA 2014 SILVACO Int. ATLAS User's Man.
- [12] J. Wan, C. Le, A. Zaslavsky, and S. Cristoloveanu, "Tunneling FETs on SOI: Suppression of ambipolar leakage, low-frequency noise behavior, and modeling," *Solid-State Electronics*, vol. 65, no. 1, pp. 226-233,Nov. 2011.
- [13] A. S. Verhulst, W. G. Vandenberghe, K. Maex, and G. Groeseneken, "Tunnel field-effect transistor without gate-drain overlap," *Appl. Phys. Lett.*, vol. 91, no. 5, pp. 053102-053102-3, Jul. 2007.
- [14] C. Anghel, A. Gupta, A. Amara, and A. Vladimirescu, "30-nm tunnel FET with improved performance and reduced ambipolar current," *IEEE Transactions on Electron Devices*, vol.58, no. 6, pp. 1649-1654, Jun. 2011.

- [15] H. Y. Chang, B. Adams, P. Y. Chien, J. Li, and J. C. Woo, "Improved subthreshold and output characteristics of source-pocket Si tunnel FET by the application of laser annealing," *IEEE Transactions on Electron Devices*, vol. 60, no. 1, pp. 92-96, Jan. 2013.
- [16] R. Jhaveri, V. Nagavarapu, and J. C. Woo, "Effect of pocket doping and annealing schemes on the source-pocket tunnel field-effect transistor," *IEEE Transactions on Electron Devices*, vol. 58, no. 1,pp. 80-86, Jan. 2011



XIANGYU WANG was born in Shandong, Chain. in 1990. She received the B.S. degree in Electronic Engineering from Myongji University, Yongin, Korea, in 2015. She is currently working towards a M.S. degree atthesame university. Her

research interests include the 3D MOSFETs, and nano scale Tunneling FET.



Wonhee Cho was born in Cheon-an, Korea, in 1992. He is currently attendance at Electronic Engineering from Myongji University. His research interests include the 3D MOSFETs, and nano scale Tunneling FET.



Hyoung Won Baac was born in Seoul, Korea, in 1976. He received the Ph.D. degree in Electrical Engineering and computer science from University of Michigan, Ann Arbor, USA, in 2012. From 2012 to 2014, he was a Research Fellow with

Harvard Medical School and Massachusetts General Hospital. Since 2014, he has been an assistant professor with School of Electronic and Electrical Engineering, Sungkyunkwan University, Suwon, Korea. His research interests include optical sensors/transducers, lasergenerated ultrasound, and high-speed transistors for ultrasound transducers. He is a member of OSA, and the author and the co-author of more than 30 journal papers.



DongsunSeo received the B.S. and M.S. degreesin electronic engineering from Yonsei University, Seoul, Korea, in 1980 and 1985, respectively, and the Ph.D. degree in electrical engineering (optoelectronics) from the University of New Mexico, Albuquerque, USA,

in 1989. In 1990, he joined the faculty of Myongji University, Yongin, Korea, where he is currently a Professor in the Department of Electronics. From 1994 to 1995, he was a Visiting Research Fellow at the Photonics Research Laboratory, University of Melbourne, Melbourne, Australia, and from 2002 to 2004, he was with Purdue University, West Lafayette, IN, USA, as a Visiting Research Professor in the School of Electrical and Computer Engineering. His current research interests are in the areas of ultra short optical pulse sources, highcapacity optical data generation and transmission, semiconductor lasers, and photonics.



II Hwan cho received the B.S. in Electrical Engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejon, Korea, in 2000 and M.S., and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, Korea, in

2002, 2007, respectively. From March 2007 to February 2008, he was a Postdoctoral Fellow at Seoul National University, Seoul, Korea. In 2008, he joined the Department of Electronic Engineering at Myongji University, Yongin, where he is currently a Professor. His current research interests include improvement, characterization and measurement of non-volatile memory devices and nano scale transitors including tunneling field effect transistor.