



Effect of Annealing Temperature on the Electrical Performance of SiZnSnO Thin Film Transistors Fabricated by Radio Frequency Magnetron Sputtering

Byoungkeun Kim and Sang Yeol Lee[†]

Department of Semiconductor Engineering, Cheongju University, Cheongju 28503, Korea

Received November 22, 2016; Accepted December 12, 2016

Amorphous oxide thin film transistors (TFTs) were fabricated with 0.5 wt% silicon doped zinc tin oxide (a-0.5SZTO) thin film deposited by radio frequency (RF) magnetron sputtering. In order to investigate the effect of annealing treatment on the electrical properties of TFTs, a-0.5SZTO thin films were annealed at three different temperatures (300°C, 500°C, and 700°C) for 2 hours in a air atmosphere. The structural and electrical properties of a-0.5SZTO TFTs were measured using X-ray diffraction and a semiconductor analyzer. As annealing temperature increased from 300°C to 500°C, no peak was observed. This provided crystalline properties indicating that the amorphous phase was observed up to 500°C. The electrical properties of a-0.5SZTO TFTs, such as the field effect mobility (μ_{FE}) of 24.31 cm²/Vs, on current (I_{ON}) of 2.38×10^{-4} A, and subthreshold swing (S.S) of 0.59 V/decade improved with the thermal annealing treatment. This improvement was mainly due to the increased carrier concentration and decreased structural defects by rearranged atoms. However, when a-0.5SZTO TFTs were annealed at 700°C, a crystalline peak was observed. As a result, electrical properties degraded. μ_{FE} was 0.06 cm²/Vs, I_{ON} was 5.27×10^{-7} A, and S.S was 2.09 V/decade. This degradation of electrical properties was mainly due to increased interfacial and bulk trap densities of forming grain boundaries caused by the annealing treatment.

Keywords: Thin film transistor, Annealing temperature, Oxide semiconductor, SiZnSnO, X-ray diffraction spectroscopy

1. INTRODUCTION

Conventional display panels are driven by thin film transistors (TFTs) mostly using silicon (Si) based active channel layers such as polycrystalline silicon (poly-Si) or amorphous silicon (a-Si). However, the mobility of a-Si TFTs is too low for use in high resolution displays. Poly-Si TFTs have several problems, including low uniformity and high fabrication cost. For these reasons, many materials have been investigated. Among them, amorphous oxide semiconductor (AOS) TFTs have received great attention as one of the most promising candidates for backplane device application in next generation displays. This is due to their high mobility,

uniformity and transparency. Currently, indium-gallium-zinc-oxide (IGZO) is one of the most used TFT channel materials [1-3]. However, the indium (In) in IGZO has several problems, including toxicity and high cost. Therefore, non-toxic and inexpensive semiconductor materials, such as zinc tin oxide (ZTO), have been explored.

However, ZTO has a propensity to readily generate many oxygen vacancies, causing poor stability and defect states. To improve device performance, research has been done on various process controls (such as oxygen partial pressure [4,5], sputtering power [6], the composition of each element [7-10], the contact material for source and drain (S/D) metals [11,12], and the annealing conditions [13,14]). Among these, annealing process is an effective way to improve electrical properties caused by decremental defects. Most AOSs TFTs are annealed to improve electrical properties and device stability after deposition at room temperature. Therefore, it is very important to optimize the annealing temperature [13].

In this study, we show how the annealing temperature of 0.5 wt%

[†] Author to whom all correspondence should be addressed:

E-mail: sylee@cju.ac.kr

Copyright ©2017 KIEEME. All rights reserved.

This is an open-access article distributed under the terms of the Creative Commons Attribution Non-Commercial License (<http://creativecommons.org/licenses/by-nc/3.0>) which permits unrestricted noncommercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

silicon doped zinc tin oxide (a-0.5SZTO) thin film transistors (TFTs) changes the electrical properties and structures.

2. EXPERIMENTS

The a-0.5SZTO (Zn:Sn=65:35) channel layers were deposited by RF magnetron at room temperature on a SiO₂ (200 nm)/p-type Si substrate with the bottom gate structure. The sputtering conditions were Ar:O₂ flow ratio of 30:1, RF power of 50 W, and process pressure of 3 mTorr. After deposition, the films were annealed at various temperatures for 2 hours. Annealing temperatures ranging from 300°C to 700°C were used in air atmosphere at the intervals of 200°C. Channel and electrode patterning was performed by a photolithography process. The width and length of the active channel layer were 250 μm and 50 μm, respectively. The Ti (10 nm)/Al (50 nm) source/drain electrodes were deposited using an e-beam and thermal evaporation, respectively, and followed by the lift off processes.

Figure 1 shows a schematic diagram of the a-0.5SZTO TFT structure with the bottom gate and top contact electrode. The structural properties of a-0.5SZTO thin films were confirmed by X-ray diffraction (XRD, D8 Discover with GADDS, Bruker Co). The electrical properties of a-0.5SZTO TFTs were measured by using a semiconductor analyzer (EL 423, ELECS Co.).




Fig. 1. Schematic diagram of a-0.5SZTO TFTs.

3. RESULTS AND DISCUSSION

Figure 2 shows XRD patterns of a-0.5SZTO thin films on Si substrate with different annealing temperatures, ranging from 300°C to 700°C. The sharp peaks at 22° and 33° are the signal of Si substrate. As the annealing temperature increased from 300°C to 500°C, no peak was observed. This indicated that the amorphous phase was maintained up to 500°C. However, when a-0.5SZTO thin films were annealed at 700°C, ZnO(100), ZnO(101) crystalline peaks were observed.




Fig. 2. XRD patterns of the a-0.5SZTO thin films annealed at 300°C, 500°C and 700°C.




Fig. 3. Transfer curves of the fabricated a-0.5SZTO TFTs annealed at 300°C, 500°C, and 700°C.




Fig. 4. Electrical properties of the a-0.5SZTO TFTs with different annealing temperatures, $I_{ON/OFF}$, I_{ON} and I_{OFF} shown as in (a), and V_{TH} , μ_{FE} and S.S shown as in (b).

Figure 3 shows transfer curves of 300°C, 500°C and 700°C. All a-0.5SZTO TFTs were measured at a drain voltage (V_{DS}) of 5.1 V. Gate voltage (V_{GS}) was swept from -20 V to 40 V. The electrical properties measured can be calculated as follows. The μ_{FE} is extracted using the following equation (1)

$$\mu_{FE} = \frac{I g_m}{WC_i V_{DS}} \quad (1)$$

Where V_{DS} is the drain voltage, g_m is the transconductance, C_i is the gate dielectric capacitance, W and L are channel width and length [15]. The subthreshold swing (S.S) is extracted using the following equation (2)

$$S.S = \frac{\partial V_{GS}}{\partial \log I_{DS}} \quad (2)$$

Where V_{GS} is the gate voltage and I_{DS} is the drain current [16]. The electrical properties, such as V_{TH} , on/off current ratio ($I_{ON/OFF}$), I_{ON} , I_{OFF} , μ_{FE} and S.S are shown in Fig. 4.

As annealing temperature increased from 300°C to 500°C, the V_{TH} shifted toward the negative direction from 12.48 V to 2.04 V, the I_{OFF} increased from 2.90×10^{-13} A to 6.50×10^{-13} A, and the I_{ON}

increased from 4.54×10^{-5} A to 2.38×10^{-4} A. Also, the μ_{FE} and S.S improved. The μ_{FE} was $24.31 \text{ cm}^2/\text{Vs}$, and the S.S was 0.59 V/decade . These improved electrical properties can be explained by the decrease in trap state. High annealing temperatures decrease the structural defects of the a-0.5SZTO active layer. The electrons can more easily transport in the a-0.5SZTO channel layer due to fewer trap states from structural defects [17,18]. Consequently, optimized annealing temperature improves electrical properties by decreasing trap density (such as V_{TH} , I_{OFF} , I_{ON} , μ_{FE} and S.S). However, the 700°C annealed a-0.5SZTO thin film exhibited a poor electrical properties (I_{ON} was 5.27×10^{-7} A, μ_{FE} was $0.06 \text{ cm}^2/\text{Vs}$ and S.S was 2.09 V/decade). This degradation was due to the crystallization channel as shown in Fig. 2. This channel has grain boundaries that deteriorate the electrical properties. The grain boundaries with poor crystallinity cause forming a double schottky potential barrier, trapping free carriers, and increasing trap density in channel layer [19]. As a result, the optimized annealing temperature was 500°C . The electrical properties of the device annealed at 700°C were worse than those of the device annealed at 500°C .

4. CONCLUSIONS

In this study, we investigated the effect of annealing temperature on the electrical and structural properties of 0.5SZTO TFT fabricated by RF sputtering to verify the mechanism of crystal structure dependency of a-SZTO on the electrical properties of a-SZTO TFT. We observed the crystalline structure by XRD patterns depending on the annealing temperature. When a-0.5SZTO film was annealed at 700°C , it was clearly observed that the a-0.5SZTO film structure changed from amorphous to polycrystalline. The electrical properties of the sample annealed at 500°C showed enhanced performance. However, when the annealing temperature increased from 500°C to 700°C , I_{ON} decreased from 2.38×10^{-4} A to 5.27×10^{-7} A, mobility decreased from $24.31 \text{ cm}^2/\text{Vs}$ to $0.06 \text{ cm}^2/\text{Vs}$, and S.S decreased from 0.59 V/decade to 2.09 V/decade . This degradation of the electrical properties is mainly due to the increased trap density by grain boundaries. We derived the relationship between the controlled crystal structure by changing the annealing temperature and the electrical performance of the TFTs. This clearly indicates that optimized annealing temperature can improve the electrical properties of a-0.5SZTO TFTs.

REFERENCES

[1] T. Kamiya, K. Nomura, and H. Hosono, *Journal of display Technology*, **5**, 468 (2009). [DOI: <https://doi.org/10.1109/JDT.2009.2034559>]
 [2] T. Kamiya, K. Nomura, and H. Hosono, *Journal of display*

Technology, **5**, 462 (2009). [DOI: <https://doi.org/10.1109/JDT.2009.2022064>]
 [3] E. Chong, Y. S. Chun, S. H. Kim, and S. Y. Lee, *Journal of Electrical Engineering & Technology*, **6**, 539 (2011). [DOI: <https://doi.org/10.5370/JEET.2011.6.4.539>]
 [4] H. Q. Chiang, B. R. McFarlane, D. Hong, R. E. Presley, and J. F. Wager, *Journal of Non-Crystalline Solids*, **354**, 2826 (2008). [DOI: <https://doi.org/10.1016/j.jnoncrysol.2007.10.105>]
 [5] A. Suresh, P. Gollakota, P. Wellenius, A. Dhawan, and J. F. Muth, *Thin Solid Films*, **516**, 1326 (2008). [DOI: <https://doi.org/10.1016/j.tsf.2007.03.153>]
 [6] K. M. Ko and S. Y. Lee, *Trans. Electr. Electron. Mater.*, **15**, 328 (2014). [DOI: <https://doi.org/10.4313/TEEM.2014.15.6.328>]
 [7] J. Y. Kwon, J. S. Jung, K. S. Son, K. H. Lee, J. S. Park, T. S. Kim, J. S. Park, R. Choi, J. K. Jeong, B. W. Koo, and S. Y. Lee, *J. Electrochem. Soc.*, **158**, H433 (2011). [DOI: <https://doi.org/10.1149/1.3552700>]
 [8] J. S. Park, T. S. Kim, K. S. Son, K. H. Lee, W. J. Maeng, H. S. Kim, E. S. Kim, K. B. Park, J. B. Seon, W. Choi, M. K. Ryu, and S. Y. Lee, *Appl. Phys. Lett.*, **96**, 262109 (2010). [DOI: <https://doi.org/10.1063/1.3435482>]
 [9] J. Y. Choi, S. S. Kim, and S. Y. Lee, *Electron. Mater. Lett.*, **9**, 489 (2013). [DOI: <https://doi.org/10.1007/s13391-013-0045-x>]
 [10] I. J. Kang, C. H. Park, E. Chong, and S. Y. Lee, *Current Appl. Phys.*, **12**, S12 (2012). [DOI: <https://doi.org/10.1016/j.cap.2012.05.044>]
 [11] T. Iwasaki, N. Itagaki, T. Den, H. Kumomi, K. Nomura, T. Kamiya, and H. Hosono, *Appl. Phys. Lett.*, **90**, 242114 (2007). [DOI: <https://doi.org/10.1063/1.2749177>]
 [12] P. Barquinha, A. Vilà, G. Gonçalves, L. Pereira, R. Martins, J. Morante, and E. Fortunato, *IEEE Trans. Electron Dev.*, **55**, 954 (2008). [DOI: <https://doi.org/10.1109/TED.2008.9167171>]
 [13] S. M. Han and S. Y. Lee, *Trans. Electr. Electron. Mater.*, **16**, 62 (2015). [DOI: <https://doi.org/10.4313/TEEM.2015.16.2.62>]
 [14] K. M. Ko and S. Y. Lee, *Trans. Electr. Electron. Mater.*, **16**, 99 (2015). [DOI: <https://doi.org/10.4313/TEEM.2015.16.2.99>]
 [15] P. B. Shea and J. Kanicki, *J. Appl. Phys.*, **98**, 014503 (2005). [DOI: <https://doi.org/10.1063/1.1949713>]
 [16] J. K. Jeong, J. H. Jeong, H. W. Yang, J. S. Park, Y. G. Mo, and H. D. Kim, *Appl. Phys. Lett.*, **91**, 113505 (2007). [DOI: <https://doi.org/10.1063/1.2783961>]
 [17] C. S. Fuh, P. T. Liu, W. H. Huang, and S. M. Sze, *IEEE Electron Device Lett.*, **35**, 1103 (2014). [DOI: <https://doi.org/10.1109/LED.2014.2354598>]
 [18] C. S. Fuh, S. M. Sze, P. T. Liu, L. F. Teng, and Y. T. Chou, *Thin Solid Films*, **520**, 1489 (2011). [DOI: <https://doi.org/10.1016/j.tsf.2011.08.088>]
 [19] J. H. Ko, I. H. Kim, D. Kim, K. S. Lee, T. S. Lee, J. H. Jeong, B. Cheong, Y. J. Baik, and W. M. Kim, *Thin Solid Films*, **494**, 42 (2006). [DOI: <https://doi.org/10.1016/j.tsf.2005.07.195>]