JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Working-set Sensitive Page Replacement Policy for PCM-based Swap Systems

  • Park, Yunjoo (Department of Computer Science & Engineering, EWHA Womans University) ;
  • Bahn, Hyokyung (Department of Computer Science & Engineering, EWHA Womans University)
  • Received : 2016.10.18
  • Accepted : 2017.02.03
  • Published : 2017.02.28
Download PDF
⟨ Previous Next ⟩

Abstract

Due to the recent advances in Phage-Change Memory (PCM) technologies, a new memory hierarchy of computer systems with PCM is expected to appear. In this paper, we present a new page replacement policy that adopts PCM as a high speed swap device. As PCM has limited write endurance, our goal is to minimize the amount of data written to PCM. To do so, we defer the eviction of dirty pages in proportion to their dirtiness. However, excessive preservation of dirty pages in memory may deteriorate the page fault rate, especially when the memory capacity is not enough to accommodate full working-set pages. Thus, our policy monitors the current working-set size of the system, and controls the deferring level of dirty pages not to degrade the system performances. Simulation experiments show that the proposed policy reduces the write traffic to PCM by 160% without performance degradations.

Keywords

References

  1. E. Lee and H. Bahn, "Caching Strategies for High Performance Storage Media," ACM Transactions on Storage, Vol. 10, No. 3, 2014.
  2. P. Zhou, B. Zhao, J. Yang, Y. Zhang, "A durable and energy efficient main memory using phase change memory technology," ACM SIGARCH Computer Architecture News, Vol. 37, No. 3, pp. 14-23, 2009. https://doi.org/10.1145/1555815.1555759
  3. Y. Park and H. Bahn, "Management of Virtual Memory Systems under High Performance PCMbased Swap Devices," Proc. of the 39th IEEE Computer Software and Applications Conference (COMPSAC), Vol. 2, 2015.
  4. M. K. Qureshi, V. Srinivasan, and J. A. Rivers, "Scalable high performance main memory system using phase-change memory technology," ACM SIGARCH Computer Architecture News, Vol. 37, No. 3, pp. 24-33, 2009. https://doi.org/10.1145/1555815.1555760
  5. E. Lee, J. E. Jang, T. Kim, and H. Bahn, "Ondemand snapshot: An efficient versioning file system for phase-change memory," IEEE Transactions on Knowledge and Data Engineering, Vol. 25, No. 12, pp. 2841-2853, 2013. https://doi.org/10.1109/TKDE.2013.35
  6. S. Lee, H. Bahn, and S. H. Noh, "CLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures," IEEE Transactions on Computers, Vol. 63, No. 9, pp. 2187-2200, 2014. https://doi.org/10.1109/TC.2013.98
  7. C, Weis, N. Wehn, L. Igor, and L. Benini, "Design space exploration for 3d-stacked drams," Proc. of Design Automation & Test in Europe, pp.1-6, 2011.
  8. J. Elliot, and E. S. Jung, "Ushering in the 3D Memory Era with V-NAND," Proc. of Flash Memory Summit, pp. 1-14, 2013.
  9. C. D. Wright et al., "Can We Reach Tbit/sq.in. Storage Densities with Phase-Change Media?" Proc. of European Phase Change and Ovonics Symposium (EPCOS), 2006.
  10. B. Nale, R. K. Ramanujan, M. P. Swaminathan, T. Thomas, and T. Polepeddi, "Memory Channel that Supports near Memory and Far Memory Access," US 9342453, Intel Corporation, 2013.
  11. R. K. Ramanujan, R. Agarwal, and G. J. Hinton, "Apparatus and Method for Implementing a Multilevel Memory Hierarchy Having Different Operating Modes," US 20130268728 A1, Intel Corporation, 2013.
  12. E. G. Coffman and P. J. Denning, Operating Systems Theory, Prentice-Hall, pp.241-283, 1973.
  13. R. W. Carr and J. L. Hennessy, "WSCLOCK-a simple and effective algorithm for virtual memory management," Proc. of the 8th ACM SIGOPS Operating Systems Review, Vol. 15, No. 5, pp.87-95, 1981.
  14. S. Bansal and D. S. Modha, "CAR: Clock with Adaptive Replacement," Proc. of the 3rd USENIX Conference on File and Storage Technologies (FAST), pp. 187-200, 2004.
  15. S, Park, D. Jung, J. Kang, J. Kim, and J. Lee, "CFLRU: a replacement algorithm for flash memory," Proc. of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pp. 234-241, ACM, 2006.
  16. H. Lee and H. Bahn, "Characterizing virtual memory write references for efficient page replacement in NAND flash memory," Proc. of IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, pp. 1-10, 2009.
  17. Valgrind, http://valgrind.org/
  18. N. Nethercote and J. Seward, "Valgrind: A program supervision framework," Electronic Notes in Theoretical Computer Science, Vol. 89, No. 2, 2003.