Journal of the Microelectronics and Packaging Society (마이크로전자및패키징학회지)

The Korean Microelectronics and Packaging Society (한국마이크로전자및패키징학회)
권호 표지
DOI QR코드

DOI QR Code

Thermal Performance Analysis for Cu Block and Dense Via-cluster Design of Organic Substrate in Package-On-Package

  • Received : 2017.11.01
  • Accepted : 2017.12.18
  • Published : 2017.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

Package-On-Package (PoP) technology is developing toward smaller form factors with high-speed data transfer capabilities to cope with high DDR4x memory capacity. The common application processor (AP) used for PoP devices in smartphones has the bottom package as logic and the top package as memory, which requires both thermally and electrically enhanced functions. Therefore, it is imperative that PoP designs consider both thermal and power distribution network (PDN) issues. Stacked packages have poorer thermal dissipation than single packages. Since the bottom package usually has higher power consumption than the top package, the bottom package impacts the thermal budget of the top package (memory). This paper investigates the thermal and electrical characteristics of PoP designs, particularly the bottom package. Findings include that via and dense via-cluster volume have an important role to lower thermal resistance to the motherboard, which can be an effective way to manage chip hot spots and reduce the thermal impact on the memory package. A Cu block and dense via-cluster layout with an optimal location are proposed to drain the heat from the chip hot spots to motherboard which will enhance thermal and electrical performance at the design stage. The analytical thermal results can be used for design guidelines in 3D packaging.

Keywords

References

  1. M. Chen, L. Huang, G. Pan, N. Kao, and D. S. Jiang, "Thermal Analyses of Package-on-Package (PoP) Structure for Tablet Application", Proc. 16th Electronics Packaging Technology Conference (EPTC), Singapore, 837, IEEE (2014).
  2. H. W. Shin, H. S. Lee, J.-O. Bang, S.-H. Yoo, S. B. Jung, and K.-D. Kim, "Variation of Thermal Resistance of LED Module Embedded by Thermal Via(in Kor.)", J. Microelectron. Packag. Soc., 17(4), 95 (2010).
  3. I. W. Suh, M. K. Lee, J. H. Kim, and S. H. Choa, "Thermal Analysis of 3D package using TSV Interposer(in Kor.)", J. Microelectron. Packag. Soc., 21(2), 43 (2014). https://doi.org/10.6117/kmeps.2014.21.2.043
  4. K. Azar, and J. E. Graebner, "Experimental Determination of Thermal Conductivity of Printed Wiring Boards", Proc. 12th Semiconductor Thermal Measurement and Management Symposium(SEMI-THERM XII), Austin, USA, 169, IEEE (1996).
  5. Symbios Logic, "Thermal Considerations of for Integrated Circuit Packaging", Advanced Packaging Applications Manual, rev 1.0, Fort Collins, Colorado (1996).
  6. JEDEC, "Methodology for thermal measurement", JESD51 series.
  7. H. J. Lim, J. K. Yang, H. Y. Ku, C. G. Ahn, T. Y. Lee, B. J. Kim, and J. Y. Chung, "High-speed flip chip package Co-Design with Optimization of anti-pad size variations on metal plane layout", Proc. 20th Workshop on Signal and Power Integrity (SPI), Turin, Italy, IEEE (2016).