한국컴퓨터정보학회논문지 (Journal of the Korea Society of Computer and Information)

한국컴퓨터정보학회 (Korean Society of Computer Information)
권호 표지
DOI QR코드

DOI QR Code

An Efficient Flash Translation Layer Considering Temporal and Spacial Localities for NAND Flash Memory Storage Systems

  • Kim, Yong-Seok (Department of Computer and Communications Engineering, Kangwon National University)
  • 투고 : 2017.11.06
  • 심사 : 2017.12.14
  • 발행 : 2017.12.29
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

This paper presents an efficient FTL for NAND flash based SSDs. Address translation information of page mapping based FTLs is stored on flash memory pages and address translation cache keeps frequently accessed entries. The proposed FTL of this paper reduces response time by considering both of temporal and spacial localities of page access patterns in translation cache management. The localities of several well-known traces are evaluated and determine the structure of the cache for high hit ratio. A simulation with several well-known traces shows that the presented FTL reduces response time in comparison to previous FTLs and can be used with relatively small size of caches.

키워드

참고문헌

  1. A. Gupta, Y. Kim, and B. Urgaonkar, "DFTL: A Flash Translation Layer Employing Demand-Based Selective Caching of Page-Level Address Mappings," in Proc. 14th Int. Conf. Archit. Support Program. Languages Operating Syst., pp. 229-240, 2009.
  2. J. Kim, J. M. Kim, S. H. Hoh, S. L. Min, and Y. Cho, "A Space Efficient Flash Translation Layer for CompactFlash System," IEEE Trans. Consum. Electron., vol. 48, no. 2, pp. 366-375, May 2002. https://doi.org/10.1109/TCE.2002.1010143
  3. S.-W. Lee, D.-J. Park, et al., "A Log Buffer-Based Flash Translation Layer Using Fully-Associative Sector Translation," ACM Trans. Emb. Comput. Syst., vol. 6, no. 3, pp. 1-27, Jul. 2007. https://doi.org/10.1145/1210268.1216577
  4. Y. Guan, et. al., "A Block-Level Log-Block Management Scheme for MLC NAND Flash Memory Storage Systems," IEEE Trans. on Computers, vol. 66, no. 9, Sep. 2017.
  5. Y. Zhou et al., "An Efficient Page-level FTL to Optimize Address Translation in Flash Memory," Proc. 10th European Conference on Computer Systems, Article bo. 12, Bordeaux France, April, 2015
  6. Z. W. Qin, Y. Wang, D. Liu, and Z. Shao. "A Two-Level Caching Mechanism for Demand-Based Page-Level Address Mapping in NAND Flash Memory Storage Systems," In Proc. of the 17th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 157-166, 2011.
  7. S. Jiang, L. Zhang, X. Yuan, H. Hu, and Y. Chen. "S-FTL: An Efficient Address Translation for Flash Memory by Exploiting Spatial Locality," In Proc. of Mass Storage Systems and Technologies (MSST), 2011.
  8. Hwan-Pil Choi, Yong-Seok Kim, "An Efficient Cache Management Scheme of Flash Translation Layer for Large Size Flash Memory Drives," Journal of The Korea Society of Computer and Information, vol. 20, no. 11, pp. 31-38, November 2015 https://doi.org/10.9708/jksci.2015.20.11.031
  9. Hwan-Pil Choi, Yong-Seok Kim, "An Efficient Cache Structure for Demand-Based Flash Translation Layer," Journal of The Korea Society of Computer and Information, vol. 22, no. 7, pp. 1-7, July 2017 https://doi.org/10.9708/jksci.2017.22.01.001
  10. "Storage Traces of UMass Trace Repository," http://traces.cs.umass.edu/ index.php/Storage/Storage
  11. "Samsung 1G x 8 Bit - 2G x 8 Bit- 4G x 8 Bit NAND Flash Memory Datasheet (K9XXG08UXA)," https://www.scribd.com/document/7010323/Samsung-1G-x-8-Bit-2G-x-8-Bit-4G-x-8-Bit-NAND-Flash- Memory-Datasheet