PUF 기술을 활용한 보안 칩 기술 개발과 그 응용 분야

  • Published : 2016.07.25

Abstract

Keywords

References

  1. J. Guajardo, S. S. Kumar, G.-J. Schrijen, and P. Tuyls, "FPGA intrinsic PUFs and their use for IP protection," in Cryptographic Hardware and Embedded Systems-CHES 2007, 2007.
  2. B. Karpinskyy, Y. Lee, Y. Choi, Y. Kim, M. Noh, and S. Lee, "Physically unclonable function for secure key generation with a key error rate of 2E-38 in 45nm smart-card chips," in 2016 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, 2016, pp. 158-160.
  3. Y. Su, J. Holleman, and B. P. Otis, "A Digital 1.6 pJ/bit Chip Identification Circuit Using Process Variations," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 69-77, Jan. 2008. https://doi.org/10.1109/JSSC.2007.910961
  4. K. Yang, Q. Dong, D. Blaauw, and D. Sylvester, "A physically unclonable function with BER <10-8 for robust chip authentication using oscillator collapse in 40nm CMOS," in 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, 2015, pp. 1-3.
  5. S. K. Mathew, S. K. Satpathy, M. A. Anders, H. Kaul, S. K. Hsu, A. Agarwal, G. K. Chen, R. J. Parker, R. K. Krishnamurthy, and V. De, "A 0.19pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS," in 2014 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, 2014, pp. 278-279.
  6. D. Jeon, J. H. Baek, D. K. Kim, and B.-D. Choi, "Towards Zero Bit-Error-Rate Physical Unclonable Function: Mismatch-Based vs. Physical-Based Approaches in Standard CMOS Technology," in Digital System Design (DSD), 2015 Euromicro Conference on, 2015, pp. 407-414.
  7. Daihyun Lim, J. W. Lee, B. Gassend, G. E. Suh, M. van Dijk, and S. Devadas, "Extracting secret keys from integrated circuits," IEEE Trans. Very Large Scale Integr. VLSI Syst., vol. 13, no. 10, pp. 1200-1205, Oct. 2005. https://doi.org/10.1109/TVLSI.2005.859470
  8. T. W. Kim, B. D. Choi, and D. K. Kim, "Zero bit error rate ID generation circuit using via formation probability in 0.18 ${\mu}m$ CMOS process," Electron. Lett., vol. 50, no. 12, pp. 876-877, 2014. https://doi.org/10.1049/el.2013.3474
  9. Ulrich Ruhrmair, Frank Sehnke, Jan Solter "Modeling Attacks on Physical Unclonable Functions"
  10. Christoph Bohm, Maximilian Hofer "Physical Unclonable Functions in Theory and Practice"
  11. Jun-cao Li, Chun-ming Li "Research on a Novel Hashing Stream Cipher"
  12. http://wikipedia.org/wiki/Copy_protection