

A Study on Temperature Dependent Super-junction Power TMOSFET

Young Hwan Lho^{*★}

Abstract

It is important to operate the driving circuit under the optimal condition through precisely sensing the power consumption causing the temperature made mainly by the MOSFET (metal-oxide semiconductor field-effect transistor) when a BLDC (Brushless Direct Current) motor operates. In this letter, a Super-junction (SJ) power TMOSFET (trench metal-oxide semiconductor field-effect transistor) with an ultra-low specific on-resistance of $0.96 \text{ m}\Omega \cdot \text{cm}^2$ under the same break down voltage of 100 V is designed by using of the SILVACO TCAD 2D device simulator, Atlas, while the specific on-resistance of the traditional power MOSFET has tens of $\text{m}\Omega \cdot \text{cm}^2$, which makes the higher power consumption. The SPICE simulation for measuring the power distribution of 25 cells for a chip is carried out, in which a unit cell is a SJ Power TMOSFET with resistor arrays. In addition, the power consumption for each unit cell of SJ Power TMOSFET, considering the number, pattern and position of bonding, is computed and the power distribution for an ANSYS model is obtained, and the SJ Power TMOSFET is designed to make the power of the chip distributed uniformly to guarantee its reliability.

Key words: MOSFET, BLDC motor, on-resistance, Super-junction TMOSFET, breakdown voltage

I. Introduction

For a conventional MOSFET, there is a trade-off between specific on-state resistance ($R_{ON,SP}$) and breakdown voltage (V_{BR}). In order to overcome the trade-off, a SJ (super-junction) power TMOSFET (trench metal-oxide semiconductor field-effect transistor) structure [1] is proposed, which has P and N pillars with equal widths, W_P and W_N , respectively. The relationship between the doping concentrations and widths of the pillars is as follows.

$$N_D W_N = N_A W_P \quad (1)$$

where N_D and N_A are the doping concentrations of the P and N pillars in an SJ TMOSFET, respectively. In the SJ TMOSFET, the breakdown voltage is proportional to the length of the drift region of L_D as shown in Eq. (2).

$$V_{BR} = E_C L_D \quad (2)$$

where E_C is the critical electric field.

* Dept, of Railroad Electricity, Woosong University

★ Corresponding author

e-mail ; yhlho@wsu.ac.kr, 042) 629-6731

※ Acknowledgment

This work was supported by Institute for Information & Communications Technology Promotion (IITP) grant funded by the Korea government (MSIP) (No. B0186-16-1001. Form factor-free Multi-input and output Power Module Technology for Wearable Devices).

Manuscript received Mar, 16, 2016; revised May, 10, 2016; accepted May, 11, 2016

This is an Open-Access article distributed under the terms of the Creative Commons Attribution Non-Commercial License (<http://creativecommons.org/licenses/by-nc/3.0>) which permits unrestricted non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

II. SJ TMOSFET with Temperarute Sensor

1. On-resistance

The on-resistance [1] of an SJ TMOSFET can be determined by currents flowing from the channel between the source and the drain electrodes, which is consisted of 6 types. Channel resistance and drift region resistance mainly affect on-resistance, and the other types of resistance can be quantitatively ignored.

The channel resistance is given by

$$R_{CH,SP} = \frac{L_{CH} W_{cell}}{2\mu_{ni} C_{OX} (V_G - V_{TH})} \quad (3)$$

where L_{CH} is the channel length, W_{cell} is the width of unit cell, μ_{ni} is the channel electron mobility, C_{OX} is the channel gate capacitance, V_G is the gate voltage, and V_{TH} is the threshold voltage.

The drift region resistance contributed from the mesa region can be computed by considering a small segment(dy) of the drift region at a depth y from the bottom of the gate electrode. The drift resistance of the drift region is obtained by

$$R_{D1,SP} = \left(\frac{W_{cell}}{W_M}\right) \int_0^{L_D} \frac{1}{q\mu_n(y)N_D(y)} dy \quad (4)$$

where W_{cell} is the cell width, W_M is the width of N pillar, L_D is the length of the drift region, q is the charge, $\mu_n(y)$ is the channel electron mobility, and $N_D(y)$ is the doping density of the drift region. An additional drift resistance of $R_{D2,SP}$ in the TMOSFET structure is considered as the buffer layer positioned below the bottom of the trenches.

$$R_{D2,SP} = \frac{L_n}{q\mu_n N_D W_N} W_{cell} \quad (5)$$

2. Temperature Sensor

For temperature sensing, the temperature change

of the base-emitter voltage (V_{BE}) under a constant emitter current is measured.

$$V_{BE} = V_{BE}(T_R) + \beta_{V_{BE}}(T - T_R) \quad (6)$$

where $V_{BE}(T_R)$ is the temperature dependent base-emitter voltage, T_R is the reference temperature, and $\beta_{V_{BE}}$ is the temperature coefficient of -2 mV/K [2].

The relationship between power and temperature is given by

$$T_j - T_c = P \times R_{th} \quad (7)$$

where T_j and T_c represent junction and case temperature, respectively, P indicates power, and R_{th} represents thermal resistance. The main characteristics of an SJ TMOSFET with bipolar sensor are shown in Table 1.

Table 1. Specifications of SJ TDMOSFET

Device Parameter	Value	Device Parameter	Value
Cell pitch	2.4 μm	Trench depth	1.75 μm
N, P pillar doping concentration	$1 \times 10^{16}/\text{cm}^3$	Trench width	0.28 μm
Gate oxide thickness(t_{ox})	500 \AA	N^+ source width	0.25 μm
P well depth (X_j)	1.2 μm	P^+ body contact width	1.5 μm

The structure of SJ TMOSFET [3] with diode type temperature sensor is shown in Fig. 1, and the cross section [4] is designed in Fig. 2. Fig. 3 shows the vertical doping profile for the cathode layer, which is consistent to the design parameter of $1 \times 10^{16}/\text{cm}^3$. The breakdown voltage of 132 V, which is composed of 33 contour lines with 4 V each line and met with the design specification, is obtained as shown in Fig. 4.




Fig. 1. Structure of SJ TMOSFET.




Fig. 2. Design of SJ TMOSFET




Fig. 3. Vertical doping profile from top to bottom of the cathode.




Fig. 4. Potential distribution when V_{drain} is 132V.

The simulation circuit is consisted of 5×5 SJ TMOSFETs and 4×4 arrays. Every node point at the resistor array located at the source metal is connected to the source. The area of the chip is 1 mm^2 , and the drift resistance between grid points is calculated to be about $25 \text{ m}\Omega$ and the resistance of bonding wire is $0.1 \text{ m}\Omega$.

The power dissipation [5-7] becomes both widely and uniformly distributed as the number of bonding wires increases. The power is more widely dispersed in the stripe bonding structure case, which is similar to four bondings, than one and




Fig. 5. Equivalent resistance model of 5×5 SJ TMOSFETs arrays.

two bondings. The power dissipations for the various different bonding schemes are shown in Fig. 6. For a single bonding wire, the maximum and minimum powers are measured as 4.38 W and 1.57 W , respectively. Similarly, the values for two bondings are 2.93 W and 1.57 W . In the case of four bonding wires, the maximum power of 2.38 W and the minimum of 2.69 W are obtained, respectively. These values are similar to those of the stripe bonding in Fig. 6. A SPICE [8] self-heating electro-thermal model from the Fairchild TO220 package is applied.




Fig. 6. Power distributions of 5×5 array meshes for different bondings.

III. Conclusion

The SJ TMOSFET with an embedded temperature sensor was successfully designed to meet the breakdown voltage of 100 V class and an ultra-low specific on-resistance of $0.96 \text{ m}\Omega \cdot \text{cm}^2$ for a BLDC motor. When assembling the SJ TMOSFET, the number of bonding wires and their positions should be considered dispersing the hot spot area locating near the bonding area. The hot spot area is dispersed as the number of bonding wires increases, and the stripe bonding type shows a suitable effective SJ TMOSFET package.

References

- [1] B. J. Baliga, "Advanced Power MOSFET Concepts," NY, USA: Springer-Science, pp.265-354, 2010.
- [2] H. Kock et. al., "Design of a test chip with small embedded temperature sensor structures realized in a common-drain power trench

technology," IEEE Conference on Microelectronic Test Structure, Amsterdam, The Netherlands, April 4-7, pp. 176-181, 2011.

- [3] Young Hwan Lho, "Design of Super-junction TMOSFET with Embedded Temperature Sensor", Vol. 19, No. 2, Journal of Korean Electrical and Electronics Engineers, pp. 232-236, June 2015.
- [4] SILVACO TCAD Manual, Atlas, 2011
- [5] H. Dia, "A temperature dependent power MOSFET model for switching application," Thermal Investigation of ICs and Systems, THERMINIC 2009. 15th International Workshop on, pp. 87- 90, 7-9, Oct. 2009.
- [6] Stefano de Filippis, et. al., "ANSYS based 3D electro-thermal simulations for the evaluation of power MOSFETs robustness," Microelectronics Reliability 51, pp. 1954-1958, 2011.
- [7] Messaadi Lofti, et. al., "The Electro-Thermal Subcircuit Model for Power Mosfets," Microelectronics and Solid State Electronics, 1(2), pp. 26-32, 2012.
- [8] LTspice IV, Linear Technology Corporation, 2014.