고속 입출력 인터페이스 패키징의 최적 설계

  • Published : 2016.03.31

Abstract

Keywords

References

  1. M. M. Waldrop, "More than moore", Nature, 530, pp. 144-147, Feb. 2016. https://doi.org/10.1038/530144a
  2. R. R. Tummala, M. Swaminathan, Introduction to System on Package (SOP) - Miniaturization of the Entire System, Mc-Graw Hill, 2008.
  3. M. Swaminathan, K. J. Han, "Design and Modeling for 3D ICs and Interposers", World Scientific Publishing Company, 2014.
  4. 한기진, "PCB 및 팩키징 구조에서의 전파 특성", 한국전자파학회지전자파기술, 24(3), pp. 42-55, 2013년 5월.
  5. K. E. Parsopoulos, M. N. Vrahatis, "Recent approaches to global optimization problems through particle swarm optimization," Natural Computing, Kluwer Academic Publishers, pp. 235-306, 2002.
  6. V. Kumar, R. Sharma, E. Uzunlar, L. Zheng, R. Bashirullah, P. Kohl, M. S. Bakir and A. Naeemi, "Airgap interconnects: modeling, optimization, and benchmarking for backplane, PCB, and interposer applications", IEEE Trans Components, Packaging, and Manufacturing Technology, 4(8), pp. 1335- 1346, Aug. 2014. https://doi.org/10.1109/TCPMT.2014.2326798
  7. K. J. Han, X. Gu, Y. H. Kwark, L. Shan and M. B. Ritter, "Modeling on-board via stubs and traces in high-speed channels for achieving higher data bandwidth", IEEE Trans Components, Packaging, and Manufacturing Technology, 4(2), pp. 268-278, Feb. 2014. https://doi.org/10.1109/TCPMT.2013.2277291
  8. S. Kim, Y. Kim and K. J. Han, "Identification of parameter domain for the design of high-speed I/O interface", Proc. IEEE Electrical Design of Advanced Packaging & Systems Symposium (EDAPS 2015), pp. 67-70, Seoul, Korea, Dec. 2015.