The Proceeding of the Korean Institute of Electromagnetic Engineering and Science (한국전자파학회지:전자파기술)

The Korean Institute of Electromagnetic Engineering and Science (한국전자파학회)
권호 표지

초고속 신호무결성을 위한 수동 이퀄라이저의 설계 및 구현

  • 송익환 (광운대학교 전자통신공학과)
  • Published : 2016.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

Keywords

References

  1. S. Rylove, S. Reynolds, D. Storaska, B. Floyed, M. Kapur, T. Zwick, S. Gowda, and M. Sorna, "10+Gbps 90-nm CMOS serial link demo in CBGA package", IEEE Journal of Solid- State Circuits, 40(9), pp. 1987-1991, Sep. 2005. https://doi.org/10.1109/JSSC.2005.848177
  2. H. H. Chuang, W. D. Guo, Y. H. Lin, H. S. Chen, Y. C. Lu, Y. S. Cheng, M. Z. Hong, C. H. Yu, W. C. Cheng, Y. P. Chou, C. J. Chang, J. Ku, T. L. Wu, and R. B. Wu, "Signal/ power integrity modeling of high-speed memory modules using chip-package-board coanalysis", IEEE Trans. Electromagn. Compt., 52(2), pp. 381-391, May 2010. https://doi.org/10.1109/TEMC.2010.2043108
  3. J. Liu, X. Lin, "Equalization in high-speed communication systems", IEEE Circuits Syst. Mag., 4(2), pp. 4-17, 2004.
  4. "Designing a simple, small, wide-band and low-power equalizer for FR4 copper links", Maxim Integrated Products, Inc., Sunnyvale, CA, Tech. Article HFTA-06.0, 20033.
  5. J. Fan, X. Ye, J. Kim, B. Alchambeault, and A. Orlandi, "Signal integrity design for high-speed digital circuits : Progress and directions", IEEE Trans. Electromagn. Compat., 52(2), pp. 392-400, May 2010. https://doi.org/10.1109/TEMC.2010.2045381
  6. R. M. Kurzrok, "A review of key equalizer specifications and what they mean", High Frequency Electronics Magazine, 2004.
  7. E. Song, J. Cho, W. Lee, M. Shin, and J. Kim, "A wideband passive equalizer design on PCB based on near-end crosstalk and reflections for 12.5 Gbps serial data transmission", IEEE Microwave and Wireless Components Letters, 18(12), pp. 794-796, Dec. 2008. https://doi.org/10.1109/LMWC.2008.2007702
  8. E. Song, J. Cho, J. Kim, H. Kim, and J. Kim, "A wide-band passive equalizer design using multi-layer PCB parasitics for 30 Gbps serial data transmission", IEEE Asia-Pacific International Symposium and Exhibition on Electromagnetic Compatibility, Jeju, Korea, 16-19, May 2011.
  9. G. Kim, et al., "Modeling of eye-diagram distortion and data dependent jitter in meander delay lines on high-speed printed circuit boards (PCBs) based on a time domain even-mode and odd-mode analysis", IEEE Trans. Microwave Theory and Techniques, to be published.
  10. B. K. Caper, M. Haycock, and R. Mooney, "An accurate and efficient analysis method for multi-Gbps chip-to-chip signaling", IEEE Symposium on VLSI Circuits, pp. 54-57, Jun. 2002.
  11. S. Hall, G. Hall, and J. McCall, High-speed Digital System Design, NY, Weinheim: John Wiley & Sons, Inc., pp. 102-104, 2000.
  12. H. Johnson, M. Graham, High-Speed Signal Propagation-Advanced Black Magic, Prentice Hall, pp. 351-354, 2003.