Nuclear Engineering and Technology

  • 제48권2호
  • /
  • Pages.470-481
  • /
  • 2016
  • /
  • 1738-5733(pISSN)
  • /
  • 2234-358X(eISSN)
한국원자력학회 (Korean Nuclear Society)
권호 표지
DOI QR코드

DOI QR Code

An Integrated Software Testing Framework for FPGA-Based Controllers in Nuclear Power Plants

  • Kim, Jaeyeob (Division of Computer Science and Engineering, Konkuk University) ;
  • Kim, Eui-Sub (Division of Computer Science and Engineering, Konkuk University) ;
  • Yoo, Junbeom (Division of Computer Science and Engineering, Konkuk University) ;
  • Lee, Young Jun (MMIS Lab., Korea Atomic Energy Research Institute) ;
  • Choi, Jong-Gyun (MMIS Lab., Korea Atomic Energy Research Institute)
  • 투고 : 2015.09.01
  • 심사 : 2015.12.03
  • 발행 : 2016.04.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

Field-programmable gate arrays (FPGAs) have received much attention from the nuclear industry as an alternative platform to programmable logic controllers for digital instrumentation and control. The software aspect of FPGA development consists of several steps of synthesis and refinement, and also requires verification activities, such as simulations that are performed individually at each step. This study proposed an integrated software-testing framework for simulating all artifacts of the FPGA software development simultaneously and evaluating whether all artifacts work correctly using common oracle programs. This method also generates a massive number of meaningful simulation scenarios that reflect reactor shutdown logics. The experiment, which was performed on two FPGA software implementations, showed that it can dramatically save both time and costs.

키워드

참고문헌

  1. J. Kim, E.S. Kim, J. Yoo, A translator verification technique for FPGA software development in nuclear power plants, Transactions of the Korean Nuclear Society Autumn Meeting, Pyeongchang, Korea, 2014, pp. 1986-1988.
  2. International Electrotechnical Commission (IEC), International standard for programmable controllers: Programming languages 61131-Part 3, IEC, 1993.
  3. J. Yoo, J.H. Lee, J.S. Lee, A research on seamless platform change of reactor protection system from PLC to FPGA, Nucl. Eng. Technol. 45 (2013) 477-488. https://doi.org/10.5516/NET.04.2012.078
  4. J.G. Choi, Survey of the CPLD/FPGA technology for application to NPP digital I&C system, Technical Report, Korea Atomic Energy Research Institute, 2009.
  5. J. Choi, D. Lee, Development of RPS trip logic based on PLD technology, Nucl. Eng. Technol. 44 (2012) 697-708. https://doi.org/10.5516/NET.04.2011.004
  6. J. Ranta, The current state of FPGA technology in the nuclear domain, Technical Report, VTT Technical Research Centre of Finland, Espoo (Finland), 2012.
  7. NS-G-1.2, Safety assessment and verification for nuclear power plants: safety guide, IAEA, Vienna, 2004.
  8. International Electrotechnical Commission (IEC), Nuclear power plants-Instrumentation and control systems important to safety-Software aspects for computer-based systems performing category A functions, IEC 60880, 2006.
  9. International Electrotechnical Commission (IEC), Nuclear power plants-Instrumentation and control important to safety-Hardware design requirements for computer-based systems, IEC 61513, 2011.
  10. Xilinx [Internet]. San Jose, CA, USA, 2013 [cited 2016 Feb 17]. Xilinx ISE Design Suite. Available from: http://www.xilinx.com/products/design-tools/ise-design-suite.html.
  11. Altera [Internet]. San Jose, CA, USA, 2015 [cited 2016 Feb 17]. Quartus Prime. Available from: https://www.altera.com/products/design-software/overview.html.
  12. Microsemi [Internet]. Aliso Viejo, CA, USA, 2015 [cited 2016 Feb 17]. Libero SoC. Available from: http://www.microsemi. com/products/fpga-soc/design-resources/design-software/libero-soc.
  13. D. Kim, M. Ciesielski, S. Yang, A new distributed - event-driven gate-level HDL simulation by accurate prediction, Design, Automation & Test in Europe Conference & Exhibition (DATE), IEEE, Grenoble, France, 2011, pp. 1-4.
  14. D. Zheng, W. Yichen, Z. Xueyi, The methods of FPGA software verification, 2011 IEEE International Conference on Computer Science and Automation Engineering (CSAE), Shanghai, China, Volume 3, IEEE, 2011, pp. 86-89.
  15. R.E. Bryant, A methodology for hardware verification based on logic simulation, JACM 38 (1991) 299-328. https://doi.org/10.1145/103516.103519
  16. International Electrotechnical Commission (IEC), Nuclear power plants-Instrumentation and control important to safety-Hardware design requirements for computer-based systems, IEC 60987, 2013.
  17. International Electrotechnical Commission (IEC), Nuclear power plants-Instrumentation and control important to safety-Development of HDL-programmed integrated circuits for systems performing category A functions, IEC 62566, 2012.
  18. M. Bobrek, D. Bouldin, D.E. Holcomb, S.M. Killough, S.F. Smith, C. Ward, R.T. Wood, Review guidelines for field-programmable gate arrays in nuclear power plant safety systems, NUREG/CR-7006, U.S. NRC, 2010.
  19. R. Lissel, J. Gerlach, Introducing new verification methods into a company's design flow: an industrial user's point of view, Proceedings of the Conference on Design, Automation, and Testing in Europe, EDA Consortium, Nice, France, 2007, pp. 689-694.
  20. J.Y. Jou, C. Liu, Coverage analysis techniques for HDL design validation, Proceedings of the 6th Asia Pacific Chip Design Languages, Fukuoka, Japan, 1999, pp. 48-55.
  21. S. Sjoholm, L. Lindh, The need for co-simulation in ASICverification, EUROMICRO 97. New Frontiers of Information Technology, Proceedings of the 23rd EUROMICRO Conference, IEEE, Budapest, Hungary, 1997, pp. 331-335.
  22. MathWorks [Internet]. Natick, MA, USA, 2015 [cited 2016 Feb 17]. HDL Verifier. Available from: http://kr.mathworks.com/products/hdl-verifier/features.html.
  23. C. Valderrama, F. Nacabal, P. Paulin, A. Jerraya, Automatic VHDL-C interface generation for distributed co-simulation: application to large design examples, Des. Autom. Embed. Syst. 3 (1998) 199-217. https://doi.org/10.1023/A:1008898525388
  24. B. Oraw, V. Choudhary, R. Ayyanar, A co-simulation approach to model-based design for complex power electronics and digital control systems, Proceedings of the 2007 Summer Computer Simulation Conference, Society for Computer Simulation International, San Diego, CA, USA, 2007, pp. 157-164.
  25. Mentor Graphics [Internet] Wilsonville, OR, USA, 2016 [cited 2016 Feb 17]. Questa ADMS. Available from: https://www.mentor.com/products/fv/advance_ms/.
  26. SCC [Internet]. 2015, [cited 2016 Feb 17]. Software Certification Consortium. Available from: http://cps-vo.org/group/scc.
  27. J.K. Lee, Y.M. Kim, Design and verification of FPGA-based applications in nuclear power plants, J. Energy Power Eng. 7 (2013) 537-544.
  28. Radio Technical Commission for Aeronautics (RTCA), Design assurance guidance for airborne electronic hardware, DO-254, 2000.
  29. Institute of Electrical and Electronics Engineers (IEEE), IEEE standard for software verification and validation, IEEE 1012, 2005.
  30. International Electrotechnical Commission (IEC), Functional safety of electrical, electronic and programmable electronic (E/E/PE) safety-related systems, IEC 61508, 2000.
  31. Institute of Electrical and Electronics Engineers (IEEE), IEEE standard criteria for digital computers in safety systems of nuclear power generating stations, IEEE 7-4.3.2, 2003.
  32. Institute of Electrical and Electronics Engineers (IEEE), IEEE standard criteria for safety systems of nuclear power generating stations, IEEE 603, 2003.
  33. TR-1019181, Guidelines on the use of field-programmable gate arrays in nuclear power plant I&C systems, Electric Power Research Institute, 2009.
  34. TR-109390, Design description of a prototype implementation of three reactor protection system channel using field-programmable gate arrays, Electric Power Research Institute, 1998.
  35. TR-1022983, Recommended approaches and design criteria for application of field-programmable gate arrays in nuclear power plant instrumentation and control systems, Electric Power Research Institute, 2009.
  36. Mentor Graphics [Internet]. Wilsonville, OR, USA, 2015 [cited 2016 Feb 17]. ModelSim. Available from: http://www.mentor.com/products/fpga/simulation/modelsim.
  37. E.S. Kim, D.A. Lee, J. Yoo, The scenario generator for verifying the correctness of FBDtoVerilog translator Volume 1, Korea Information Processing Society (KCC 2014), Busan, Korea, 2014, pp. 599-602 [in Korean].
  38. E.M. Clarke, O. Grumberg, D. Peled, Model checking, MIT press, Cambridge, 1999.
  39. J. Yoo, E.S. Kim, D.A. Lee, J.G. Choi, An integrated software development framework for PLC- & FPGA-based digital I&Cs, International Symposium on Future I&C for Nuclear Power Plants/International Symposium on Symbiotic Nuclear Power System (ISOFIC/ISSNP), Jeju, Korea, 2014.
  40. Synopsys [Internet]. Mountain View, CA, USA, 2015 [cited 2016 Feb 17]. Synplify Pro. Available from: http://www.synopsys.com/Tools/Implementation/FPGAImplementation/FPGASynthesis/Pages/SynplifyPro.aspx.
  41. M. Pezze, M. Young, Software testing and analysis: process, principles, and techniques, John Wiley & Sons, New York, 2008.
  42. S. Sicklinger, V. Belsky, B. Engelmann, H. Elmqvist, H. Olsson, R. Wiichner, K.U. Bletzinger, Interface Jacobian-based co-simulation, Int. J. Numer. Meth. Eng. 98 (2014) 418-444. https://doi.org/10.1002/nme.4637
  43. S. Yang, H. Shim, W. Yang, C.M. Kyung, A new RTL debugging methodology in FPGA-based verification platform, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits 2004, Fukuoka, Japan, IEEE, 2004, pp. 180-183.
  44. Dynalith Systems, iPROVE: a block design and Verification platform, White Paper, 2003.
  45. R. Vemuri, R. Kalyanaraman, Generation of design verification tests from behavioral VHDL programs using path enumeration and constraint programming, IEEE T. VLSI Syst. 3 (1995) 201-214. https://doi.org/10.1109/92.386221
  46. A.M. Gharebaghi, Z. Navabi, High-level test generation from VHDL behavioral descriptions, Proceedings of the VHDL International Users Forum Fall Workshop (VIUF'00), Orlando, FL, USA, 2000, pp. 123-126.
  47. S.K.S. Hari, V.V.R. Konda, V. Kamakoti, V.M. Vedula, K.S. Maneperambil, Automatic constraint-based test generation for behavioral HDL models, IEEE T. VLSI Syst. 16 (2008) 408-421. https://doi.org/10.1109/TVLSI.2008.917424

피인용 문헌

  1. FBDtoVHDL: An Automatic Translation from FBD into VHDL for FPGA Development vol.43, pp.5, 2016, https://doi.org/10.5626/jok.2016.43.5.569
  2. NuDE 2.0: A Formal Method-based Software Development, Verification and Safety Analysis Environment for Digital I&Cs in NPPs vol.11, pp.1, 2016, https://doi.org/10.5626/jcse.2017.11.1.9
  3. Quantitative measures of thoroughness of FBD simulations for PLC-based digital I&C system vol.53, pp.1, 2021, https://doi.org/10.1016/j.net.2020.06.017
  4. FPGA application for wireless monitoring in power plant vol.53, pp.4, 2016, https://doi.org/10.1016/j.net.2020.09.003