Journal of information and communication convergence engineering

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Inductive Switching Noise Suppression Technique for Mixed-Signal ICs Using Standard CMOS Digital Technology

  • Received : 2016.12.06
  • Accepted : 2016.12.10
  • Published : 2016.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

An efficient inductive switching noise suppression technique for mixed-signal integrated circuits (ICs) using standard CMOS digital technology is proposed. The proposed design technique uses a parallel RC circuit, which provides a damping path for the switching noise. The proposed design technique is used for designing a mixed-signal circuit composed of a ring oscillator, a digital output buffer, and an analog noise sensor node for $0.13-{\mu}m$ CMOS digital IC technology. Simulation results show a 47% reduction in the on-chip inductive switching noise coupling from the noisy digital to the analog blocks in the same substrate without an additional propagation delay. The increased power consumption due to the damping resistor is only 67% of that of the conventional source damping technique. This design can be widely used for any kind of analog and high frequency digital mixed-signal circuits in CMOS technology

Keywords

References

  1. D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," IEEE Journal of Solid-State Circuits, vol. 28, no. 4, pp. 420-430, 1993. https://doi.org/10.1109/4.210024
  2. P. Basedau and Q. Huang, "A post processing method for reducing substrate coupling in mixed-signal integrated circuits," in Proceedings of 1995 Symposium on VLSI Circuits (Digest of Technical Papers), Kyoto, Japan, pp. 41-42, 1995.
  3. S. Ardalan and M. Sachdev, "An overview of substrate noise reduction techniques," in Proceedings of 5th International Symposium on Quality Electronic Design (ISQED), San Jose, CA, pp. 291-296, 2004.
  4. R. Senthinathan, J. L. Prince, and S. Nimmagadda, "Noise immunity characteristics of CMOS receivers and effects of skewing/damping CMOS output driver switching waveform on the 'simultaneous' switching noise," Microelectronics Journal, vol. 23, no. 1, pp. 29-36, 1992. https://doi.org/10.1016/0026-2692(92)90093-G
  5. P. Larsson, "Resonance and damping in CMOS circuits with onchip decoupling capacitance," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 45, no. 8, pp. 849-858, 1998. https://doi.org/10.1109/81.704824
  6. L. Forbes, B. Ficq, and S. Savage, "Resonant forward-biased guardring diodes for suppression of substrate noise in mixed-mode CMOS circuits," Electronics Letters, vol. 31, no. 9, pp. 720-721, 1995. https://doi.org/10.1049/el:19950505
  7. B. E. Owens, S. Adluri, P. Birrer, R. Shreeve, S. K. Arunachalam, K. Mayaram, and T. S. Fiez, "Simulation and measurement of supply and substrate noise in mixed-signal ICs," IEEE Journal of Solid-State Circuits, vol. 40, no. 2, pp. 382-391, 2005. https://doi.org/10.1109/JSSC.2004.841039