References
- D. Maslov and G. Dueck, "Reversible Cascades with Minimal Garbage," IEEE Trans. CAD, vol. 23, no. 11, 2004, pp. 1497-1509. https://doi.org/10.1109/TCAD.2004.836735
- R. Wille and R. Dreschler, "BDD-based Synthesis of Reversible Logic Circuits for Larger Functions," Proc. DAC, San Francisco, USA, July, 2009, pp. 270-275.
- D. Miller, R. Wille, and G. Dueck, "Synthesizing Reversible Circuits for Irreversible Functions," 12th Euromicro Conf. on Digital System Design/ Architectures, Methods and Tools, Patras, Greece, August 2009, pp. 749-756.
- Z. Zilic, K. Radecka, and A. Khazamiphur, "Reversible circuit, technology mapping from non-reversible specifications," Proc. Design Automation and Test in Europe, Nice, France April 2007, pp. 558-563.
- S. Sultana and K. Radecka, "Rev-Map: A Direct Gateway from Classical Irreversible Network to Reversible Network," IEEE 42th Int. Symp. on Multiple-Valued Logic, Victoria, Canada, May 2011, pp. 147-152.
- D. Park and Y. Jeong, "A New Functional Synthesis Method for Macro Quantum Circuits Realized in Affine-Controlled NCV-Gates," J. of the Korea Institute of Electronic Communication Sciences, vol. 9, no. 4, 2014, pp. 447-454. https://doi.org/10.13067/JKIECS.2014.9.4.447
- D. Park and Y. Jeong, "Gate Cost Reduction Policy for Direct Irreversible-to-Reversible Mapping Method without Reversible Embedding," J. of the Korea Institute of Electronic Communication Sciences, vol. 9, no. 11, 2014, pp. 1233-1240. https://doi.org/10.13067/JKIECS.2014.9.11.1233
- A. Barenco, C. Bennett, R. Cleve, D. DiVinchenzo, N. Margolus, P. Shor, T. Sleator, J. Smolin, and T. Weinfurter, "Elementary reversible circuits using a new class of quantum gates," The American Physical Society, vol. 52, 1995, pp. 3457-3467.
- D. Miller and Z. Sasanian, "Recent Developments on Mapping Reversible Circuits to Quantum Gate Libraries," Int. Symp. on Electronic System Design(ISED), Kolkata, India, December 2012, pp. 17-22.
- Z. Sasanian, R. Wille, and D. Miller, "Realizing reversible circuits using a new class of quantum gates," in Design Automation Conf., ,San Francisco, USA, June 2012, pp. 36-41.
-
A. Abhari, R. Wille, and R. Drechsler, "An examination of the
$NCV-{\mid}v_1>$ quantum library based on minimal circuits," In Proc. the IEEE 45th Int. Symp. on Multiple-Valued Logic, Waterloo, Canada, May 2015, pp. 42-47. -
D. Park and Y. Jeong, "Realizing Mixed-Polarity MCT gates using
$NCV-{\mid}v1>$ Library," J. of the Korea Institute of Electronic Communication Sciences, vol. 11, no. 1, 2016, pp. 29-36. https://doi.org/10.13067/JKIECS.2016.11.1.29