DOI QR코드

DOI QR Code

For new Duality Structure and its Application in the NCV-|v1 > Library

NCV-|v1 >라이브러리의 새로운 쌍대 구조와 응용

  • 박동영 (강릉원주대학교 정보통신공학과) ;
  • 정연만 (강릉원주대학교 정보통신공학과)
  • Received : 2016.01.15
  • Accepted : 2016.02.24
  • Published : 2016.02.25

Abstract

The characteristic and application of a new duality structure in the $NCV-{\mid}v_1$ > library is studied in this paper. All unitary operations on arbitrarily many qudit's n can be expressed as composition of one- and two-qudit $NCV-{\mid}v_1$ > libraries if their state vectors are eigenvectors. This research provides an extended realization from Barenco's many bits n operator(U(2n)) which is applicable to only all positive polarity statevectors to whole polarity ones. At the control gate synthesis of a unitary operator, such an enhanced expansion is possible due to their symmetric duality property in the case of using both $NCV-{\mid}v_1$ > and $NCV^{\dag}-{\mid}v_1$ > libraries which make the AND predominantly dependent cascade synthesis possible.

본 논문은 $NCV-{\mid}v_1$ > 라이브러리의 새로운 쌍대 구조의 특성과 그 응용에 대한 연구이다. 상태벡터가 고유벡터인 임의 n개 qudit 상의 모든 유니터리 연산은 1개와 2개의 $NCV-{\mid}v_1$ > 라이브러리 들의 합성으로 표현할 수 있다. 본 연구는 입력 상태벡터가 PP로 제한적인 Barenco의 n비트 U(2n) 연산자를 전역 극성의 입력 상태벡터로 확장 실현하는 것이다. 이와 같이 보강된 확장 실현은 유니터리 연산자의 제어게이트 합성 시에 $NCV-{\mid}v_1$ > 과 이의 쌍대인 $NCV^{\dag}-{\mid}v_1$ > 라이브러리 모두를 사용할 경우에 이들이 대칭적 쌍대 성질을 갖고 있어 모든 극성의 상태벡터 입력에 대해 AND 지배적 종속 합성이 가능하기 때문이다.

Keywords

References

  1. D. Maslov and G. Dueck, "Reversible Cascades with Minimal Garbage," IEEE Trans. CAD, vol. 23, no. 11, 2004, pp. 1497-1509. https://doi.org/10.1109/TCAD.2004.836735
  2. R. Wille and R. Dreschler, "BDD-based Synthesis of Reversible Logic Circuits for Larger Functions," Proc. DAC, San Francisco, USA, July, 2009, pp. 270-275.
  3. D. Miller, R. Wille, and G. Dueck, "Synthesizing Reversible Circuits for Irreversible Functions," 12th Euromicro Conf. on Digital System Design/ Architectures, Methods and Tools, Patras, Greece, August 2009, pp. 749-756.
  4. Z. Zilic, K. Radecka, and A. Khazamiphur, "Reversible circuit, technology mapping from non-reversible specifications," Proc. Design Automation and Test in Europe, Nice, France April 2007, pp. 558-563.
  5. S. Sultana and K. Radecka, "Rev-Map: A Direct Gateway from Classical Irreversible Network to Reversible Network," IEEE 42th Int. Symp. on Multiple-Valued Logic, Victoria, Canada, May 2011, pp. 147-152.
  6. D. Park and Y. Jeong, "A New Functional Synthesis Method for Macro Quantum Circuits Realized in Affine-Controlled NCV-Gates," J. of the Korea Institute of Electronic Communication Sciences, vol. 9, no. 4, 2014, pp. 447-454. https://doi.org/10.13067/JKIECS.2014.9.4.447
  7. D. Park and Y. Jeong, "Gate Cost Reduction Policy for Direct Irreversible-to-Reversible Mapping Method without Reversible Embedding," J. of the Korea Institute of Electronic Communication Sciences, vol. 9, no. 11, 2014, pp. 1233-1240. https://doi.org/10.13067/JKIECS.2014.9.11.1233
  8. A. Barenco, C. Bennett, R. Cleve, D. DiVinchenzo, N. Margolus, P. Shor, T. Sleator, J. Smolin, and T. Weinfurter, "Elementary reversible circuits using a new class of quantum gates," The American Physical Society, vol. 52, 1995, pp. 3457-3467.
  9. D. Miller and Z. Sasanian, "Recent Developments on Mapping Reversible Circuits to Quantum Gate Libraries," Int. Symp. on Electronic System Design(ISED), Kolkata, India, December 2012, pp. 17-22.
  10. Z. Sasanian, R. Wille, and D. Miller, "Realizing reversible circuits using a new class of quantum gates," in Design Automation Conf., ,San Francisco, USA, June 2012, pp. 36-41.
  11. A. Abhari, R. Wille, and R. Drechsler, "An examination of the $NCV-{\mid}v_1>$ quantum library based on minimal circuits," In Proc. the IEEE 45th Int. Symp. on Multiple-Valued Logic, Waterloo, Canada, May 2015, pp. 42-47.
  12. D. Park and Y. Jeong, "Realizing Mixed-Polarity MCT gates using $NCV-{\mid}v1>$ Library," J. of the Korea Institute of Electronic Communication Sciences, vol. 11, no. 1, 2016, pp. 29-36. https://doi.org/10.13067/JKIECS.2016.11.1.29