참고문헌
- A. Musa, W. Deng, T. Siriburanon, M. Miyahara, K. Okada, and A. Matsuzawa, "A compact, lowpower and low-jitter dual-loop injection locked PLL using all-digital PVT calibration," IEEE Journal of Solid-State Circuits, vol. 49, no. 1, pp. 50-60, Jan. 2014. https://doi.org/10.1109/JSSC.2013.2284651
- B. M. Helal, C.-M. Hsu, K. Johnson, and M. H. Perrott, "A low jitter programmable clock multiplier based on a pulse injection-locked oscillator with a highly-digital tuning loop," IEEE Journal of Solid-State Circuits, vol. 44, no. 5, pp. 1391-1400, May 2009. https://doi.org/10.1109/JSSC.2009.2015816
- S. Choi, S. Yoo, and J. Choi, "A 185-fsrmsintegrated-jitter and-245dB FOM PVT-robust ring-VCO-based injection-locked clock multiplier with a continuous frequency-tracking loop using a replica-delay cell and a dual-edge phase detector," in 2016 IEEE International Solid-State Circuits Conference (ISSCC), 2016, pp. 194-195.
- J. Lee and H. Wang, "Study of subharmonically injection-locked PLLs," IEEE Journal of Solid-State Circuits, vol. 44, no. 5, pp. 1539-1553, May 2009. https://doi.org/10.1109/JSSC.2009.2016701
- A. Elkholy, M. Talegaonkar, T. Anand, and P. Kumar Hanumolu, "Design and analysis of lowpower high-frequency robust sub-harmonic injection-locked clock multipliers," IEEE Journal of Solid-State Circuits, vol. 50, no. 12, pp. 3160-3174, Dec. 2015. https://doi.org/10.1109/JSSC.2015.2478449
- D. Dunwell and A. C. Carusone, "Modeling oscillator injection locking using the phase domain response," IEEE Trans. Circuits Syst. I, vol. 60, no. 11, pp. 2823-2833, Nov. 2013. https://doi.org/10.1109/TCSI.2013.2252654
- S.-Y. Cho, S. Kim, M.-S. Choo, J. Lee, H.-G. Ko, S. Jang, S.-H. Chu, W. Bae, Y. Kim, and D.-K. Jeong, "A 5-GHz subharmonically injection-locked alldigital PLL with complementary switched injection," in European Solid-State Circuits Conference (ESSCIRC), ESSCIRC 2015-41st, 2015, pp. 384-387.
- H. Kim, Y. Kim, T. Kim, H. Park, and S. Cho, "A 2.4GHz 1.5mW digital MDLL using pulse-width comparator and double injection technique in 28nm CMOS," in 2016 IEEE International Solid-State Circuits Conference (ISSCC), 2016, pp. 328-329.
피인용 문헌
- A 2.5–5.6 GHz Subharmonically Injection-Locked All-Digital PLL With Dual-Edge Complementary Switched Injection vol.65, pp.9, 2018, https://doi.org/10.1109/TCSI.2018.2799195