IEIE Transactions on Smart Processing and Computing

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Capacitor-less Low Dropout Regulator for Enhanced Power Supply Rejection

  • Yun, Seong Jin (School of Electrical Engineering, Korea University) ;
  • Kim, Jeong Seok (School of Electrical Engineering, Korea University) ;
  • Jeong, Taikyeong Ted. (College of Computer Science and Engineering, Seoul Women's University) ;
  • Kim, Yong Sin (School of Electrical Engineering, Korea University)
  • Received : 2015.06.06
  • Accepted : 2015.06.28
  • Published : 2015.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

Various power supply noise sources in a system integrated circuit degrade the performance of a low dropout (LDO) regulator. In this paper, a capacitor-less low dropout regulator for enhanced power supply rejection is proposed to provide good power supply rejection (PSR) performance. The proposed scheme is implemented by an additional capacitor at a gate node of a pass transistor. Simulation results show that the PSR performance of the proposed LDO regulator depends on the capacitance value at the gate node of the pass transistor, that it can be maximized, and that it outperforms a conventional LDO regulator.

Keywords

References

  1. M. D. Mulligan, B. Broach, and T. H. Lee, "A 3MHz low-voltage buck converter with improved light load efficiency," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 528-529, Feb. 2007.
  2. V. Gupta and G. A. Rincon-Mora, "A 5mA 0.6${\mu}m$ CMOS Miller-compensated LDO regulator with-27dB worst-case power-supply rejection using 60pF of on-chip capacitance," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 520-521, Feb. 2007.
  3. B. Yang, B. Drost, S. Rao, and P. K. Hanumolu, "A high-PSR LDO using a feedforward supply-noise cancellation technique," in Proc. IEEE Custom Integrated Circuits Conf. pp. 1-4, Sep. 2011.
  4. E. N. Y. Ho and P. K. T. Mok, "Wide-loading-range fully integrated LDR with a power-supply ripple injection filte," IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 59, No. 6, pp. 356-360, Jun. 2012. https://doi.org/10.1109/TCSII.2012.2195061
  5. C. J. Park, M. Onabajo, and Silva-Martinez, "External capacitor-less low drop-out regulator with 25dB superior power supply rejection in the 0.4-4 MHz range," IEEE J. Solid-State Circuits, Vol. 49, No. 2, pp. 486-501, Feb. 2014. https://doi.org/10.1109/JSSC.2013.2289897
  6. R. J. Milliken, J. Silva-Martinez, and E. Sanchezsinencio, "Full on-chip CMOS low-dropout voltage regulator," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 6, pp. 1879-1890, Sep. 2007.