참고문헌
- M. Y. Tsi, C. H. J. Hsu and C. T. O. Wang, "Investgation of thermomechanical behaviors of flip chip BGA packages during manufacuring process and thermal cycling", Components and Packaging Technologies, 27(3), 568 (2004). https://doi.org/10.1109/TCAPT.2004.831817
- R. Darveaux, C. Reichman and N. Islam, "Interface Failure in Lead Free Solder Joints", Proc. 56th Electronic Components and Technology Conference (ECTC), San diego, 906 (2006).
- S. H. Cho, S. J. Cho and J. Y. Lee, "Estimation of warpage and thermal stress of IVHs in flip-chip ball grid arrays package by FEM", Microelectronics Reliability, 48(2), 300 (2008). https://doi.org/10.1016/j.microrel.2007.06.001
- J. H. Lau and S. W. R. Lee, "Effects of Build-Up Printed Circuit Board Thickness in the Solder Joint Reliability of a Wafer Level Chip Scale Package(WLCSP)", Trans. Comp. Packag. Technol., 25(1), 51 (2002).
- S. H. Cho, H. I. Jung and O. C. Bae, "Numerical Analysis on the Design Variables and Thickness Deviation Effects on Warpage of Substrate for FCCSP", J. Microelectron. Packag. Soc., 19(3), 57 (2012). https://doi.org/10.6117/kmeps.2012.19.3.057
- W. Sun, W. H. Zhu, C. K. Wang, A. Y. S. Sun and H. B. Tan, "Warpage Simulation and DOE Analysis with Application in Package-on-Package Development", Proc. 9th Int. Conf. on Thermal, Mechanical and Multiphysics Simulation and Experiments in Micro-Electronics and Micro-Systems, Euro-SimE, Freiburg, 244, IEEE (2008).
- Y. L. Tzeng, N. Kao, E. Chen, J. Y. Lai, Y. P. Wang and C. S. Hsiao, "Warpage and Stress Characteristic Analyses on Package-on-Package (PoP) Structure", 9th Electronics Packaging Technology Conference (EPTC), Singapore, 482, IEEE (2007).
- W. Sun, W. H. Zhu, K. S. Le and H. B. Tan, "Simulation Study on the Warpage Behavior and Board-level Temperature Cycling Reliability of PoP Potentially for High-speed Memory Packaging", International Conference on Electronic Packaging Technology & High Density Packaging (ICEPT-HDP), Shanghai, 978, IEEE (2008).
- C. M. Ryder, "Embedded components: A comparative analysis of reliability", Proc. IPC APEX, Las Vegas, 3156 (2011).
- L. Boettcher, S. Karaszkiwicz, D. Manessis and A. Ostmann, "Embedded chip technology: Technologies, applications, and future developments", Proc. SMTA, San Diego, 9 (2012).
- H. Stahr and M. Beesley, "Embedded components on the way to industrialization", Proc. SMTA, Fort Worth, 1 (2011).
- C. T. Ko, S. Chen, C. W. Chiang, T. Y. Kuo, Y. C. Shih and Y. H. Chen, "Embedded active device packaging technology for next-generation chip-in-substrate package, CiSP", Proc. 56th Electronics Components and Technology Conference (ECTC), San Diego, 322, IEEE (2006).
- L. Boettcher, D. Manessis, A. Ostmann and H. Reichel, "Realization of system in package modules by embedding of chips", Proc. IMAPS Device Packaging, Scottsdale, 397 (2008).
- H. W. Park, S. H. Cho, J. Kress, A. Bruderer and N. Galster, "Dielectric composite material with good performance and process ability for embedding of active and passive components into PCBs", Proc. 63rd Electronic Components and Technology Conference (ECTC), Las Vegas, 1325, IEEE (2013).
- S. H. Park, "Design of experimental method", pp.256-283, Minyoung corp., (2003).
피인용 문헌
- A Study on Thermal Behavior and Reliability Characteristics of PCBs with a Carbon CCL vol.22, pp.4, 2015, https://doi.org/10.6117/kmeps.2015.22.4.047
- 수치해석을 이용한 임베딩 패키지 솔더 조인트의 신뢰성에 미치는 에이징 효과 연구 vol.25, pp.1, 2018, https://doi.org/10.6117/kmeps.2018.25.1.017
- 반도체 패키지용 PCB의 구조 모델링 방법에 따른 패키지의 warpage 수치적 연구 vol.25, pp.4, 2015, https://doi.org/10.6117/kmeps.2018.25.4.059
- 수치해석을 이용한 판넬과 스트립 및 유닛 레벨 반도체 패키지용 PCB의 열변형 해석 vol.26, pp.4, 2019, https://doi.org/10.6117/kmeps.2019.26.4.023
- 수치해석을 이용한 FCCSP용 Embedded PCB의 Cavity 구조에 따른 거동특성 연구 vol.27, pp.1, 2015, https://doi.org/10.6117/kmeps.2020.27.1.0067
- 수치해석을 이용한 FCCSP용 Embedded PCB의 Cavity 구조에 따른 거동특성 연구 vol.27, pp.1, 2015, https://doi.org/10.6117/kmeps.2020.27.1.0067
- 수치해석을 이용한 Package on Package용 PCB의 Warpage 감소를 위한 Unit과 Substrate 레벨의 강건설계 연구 vol.28, pp.4, 2015, https://doi.org/10.6117/kmeps.2021.28.4.031
- 수치해석을 이용한 Package on Package용 PCB의 Warpage 감소를 위한 Unit과 Substrate 레벨의 강건설계 연구 vol.28, pp.4, 2015, https://doi.org/10.6117/kmeps.2021.28.4.031